

3.3V CMOS 16-BIT BUSIDT7TRANSCEIVER/REGISTERNOTWITH 3-STATE OUTPUTS,FO5 VOLT TOLERANT I/O AND BUS-HOLD

IDT74LVCH16646A NOT RECOMMENDED FOR NEW DESIGNS

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- · Available in TSSOP package

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems

FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION:

The LVCH16646A 16-bit bus transceiver and register is built using advanced dual metal CMOS technology. This high-speed, low power device is organized as two independent 8-bit D-type transceivers with 3-state D-type registers. The controls circuitry is organized for multiplexed transmission of data between A bus and B bus either directly or from the internal storage registers. Each 8-bit transceiver/register features direction control (DIR), over-riding Output Enable control (\overline{OE}) and Select lines (SAB and SBA) to select either real- time data or stored data. Separate clock inputs are provided for A and B port registers. Data on the A or B data bus, or both, can be stored in the internal registers by the low-to-high transitions at the appropriate clock pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH16646A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


The LVCH16646A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

JANUARY 2016

PIN CONFIGURATION



TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	DC Output Current	–50 to +50	mA
Ік Іок	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	рF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
xAx	Data Register A Inputs ⁽¹⁾
	Data Register B Outputs
xBx	Data Register B Inputs ⁽¹⁾
	Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xŌĒ	Output Enable Inputs
xDIR	Direction Control Inputs

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE(1)

	Inputs			Data I/O ⁽²⁾				
xŌĒ	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	Operation or Function
Х	Х	↑	Х	Х	Х	Input	Unspecified	Store A, B unspecified ⁽²⁾
Х	Х	Х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified ⁽²⁾
Н	Х	↑	Ŷ	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

NOTES:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

↑ = LOW-to-HIGH transition

2. The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$


Symbol	Parameter	Test Cond	litions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
Ін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	-	-	±5	μA
lı∟							
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	-	-	±10	μA
Iozl	(3-State Output pins)						
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo ≤ 5.5 V		-	-	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		-	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH	Quiescent Power Supply Current	Vcc = 3.6V	VIN = GND or VCC	-	-	10	μA
ICCH			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inp	outs at Vcc or GND	_	-	500	μA

NOTES:


1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

IDT74LVCH16646A 3.3V CMOS 16-BIT BUS TRANSCEIVER/REGISTER




Real-Time Transfer	
Bus B to A	




xDIR	xOE	xCLKAB	xCLKBA	xSAB	xSBA
Н	L	Х	Х	L	Х

Real-Time Transfer Bus A to B



A, B, or A and B



Transfer Stored Data to A and/or B

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	—	_	μA
IBHL			VI = 0.8V	75	_	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	—	—	μA
IBHL			VI = 0.7V	—	—	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	±500	μA
Ibhlo							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	TestCon	ditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Іон = <i>–</i> 6mA	2	_	
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	Iон = - 24mA	2	—	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	IoL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
Cpd	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz	60	pF
Cpd	Power Dissipation Capacitance per Transceiver Outputs disabled		12	

SWITCHING CHARACTERISTICS(1)

	Parameter	Vcc	Vcc = 2.7V		Vcc = 3.3V ± 0.3V	
Symbol		Min.	Max.	Min.	Max.	Unit
fMAX		150	_	150	_	MHz
t PLH	Propagation Delay	_	6.8	1.3	5.7	ns
t PHL	xAx to xBx or xBx to xAx					
t PLH	Propagation Delay	—	7.9	1.8	6.7	ns
t PHL	xCLKBA or xCLKAB to xAx or xBx					
t PLH	Propagation Delay		9.2	1.7	7.7	ns
t PHL	xSBA or xSAB to xAx or xBx					
t PZH	Output Enable Time	_	8.5	1.3	6.9	ns
tPZL	xOE to xAx or Bx					
t PZH	Output Enable Time	_	8.5	1.4	7.2	ns
tPZL	xDIR to xAx or Bx					
tPHZ	Output Disable Time	—	7.7	2.1	6.9	ns
tPLZ	xOE to xAx or Bx					
tPHZ	Output Disable Time	_	7.8	2	7	ns
tPLZ	xDIR to xAx or Bx					
ts∪	Set-up Time	3.2	_	2.9	_	ns
	xAx or xBx before CLKAB↑ or CLKBA↑					
tH	Hold Time	0	-	0.3	-	ns
	xAx or xBx after CLKAB↑ or CLKBA↑					
tw	Pulse Duration, CLK HIGH or LOW	3.3	_	3.3	-	ns
tsk(o)	Output Skew ⁽²⁾		—	_	500	ps

NOTES:


1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to + 85°C.

2. Skew between any two outputs of the same package and switching in the same direction.

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc/2	V
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

 $\mathsf{R} \tau$ = Termination resistance: should be equal to $\mathsf{Z} \mathsf{O} \mathsf{U} \tau$ of the Pulse Generator. **NOTES:**

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2ns; tr \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open



tsk(x) = |tplH2 - tplH1| or |tpHL2 - tpHL1|


LVC Link


Output Skew - tsk(x)

NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.







Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

IDT74LVCH16646A 3.3V CMOS 16-BIT BUS TRANSCEIVER/REGISTER

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

01/28/2016 Pg. 1, 2, 8 Updated the ordering information by removing IDT notation, non RoHS parts and adding Tape and Reel information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/