

54ACTQ/74ACTQ841 Quiet Series 10-Bit Transparent Latch with TRI-STATE® Outputs

### **General Description**


#### The 'ACTQ841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The '841 is a 10-bit transparent latch, a 10-bit version of the '373. The 'ACTQ841 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance, FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors

March 1993

- Improved latch-up immunity
- Outputs source/sink 24 mÅ
- ACTQ841 has TTL-compatible inputs
- Standard Military Drawing (SMD)
  - 'ACTQ841: 5962-92200



© 1995 National Semiconductor Corporation TL/F/10688

RRD-B30M75/Printed in U. S. A.


### **Functional Description**

The 'ACTQ841 consists of ten D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition.

On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable ( $\overline{\text{OE}}$ ) is LOW. When  $\overline{\text{OE}}$  is HIGH the bus output is in the high impedance state.

Function Table									
1	nputs		Internal	Output	Function				
ŌĒ	LE	D	Q	0	Tunction				
Х	х	х	х	Z	High Z				
н	н	L	L	Z	High Z				
н	н	н	н	Z	High Z				
н	L	Х	NC	Z	Latched				
L	н	L	L	L	Transparent				
L	н	н	н	н	Transparent				
L	L	Х	NC	NC	Latched				

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	$\pm$ 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	$\pm$ 300 mA
Junction Temperature (TJ)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )							
'ACTQ	4.5V to 5.5V						
Input Voltage (VI)	0V to V <sub>CC</sub>						
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>						
Operating Temperature (T <sub>A</sub> )							
74ACTQ	-40°C to +85°C						
54ACTQ	-55°C to +125°C						
Minimum Input Edge Rate ΔV/Δt							
'ACTQ Devices							
V <sub>IN</sub> from 0.8V to 2.0V							
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns						
Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from $-40^{\circ}$ C to $+125^{\circ}$ C.							

## DC Electrical Characteristics for 'ACTQ Family Devices

					-			
	Parameter		74A	CTQ	54ACTQ	74ACTQ		
Symbol		V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions
			Тур		Guaranteed Li			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or} \ V_{CC}=0.1V \end{array}$
VIL	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}~V_{CC}-0.1V \end{array}$
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$V_{\rm IN} = V_{\rm IL} \text{ or } V_{\rm IH}$ -24  mA -24  mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	v	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	v	$V_{\rm IN} = V_{\rm IL} \text{ or } V_{\rm IH}$ $V_{\rm IOL} \qquad 24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_{I} = V_{CC}$ , GND
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5		±0.5	±10.0	±5.0	μA	$\begin{array}{l} V_{I} = V_{IL}, V_{IH} \\ V_{O} = V_{CC}, GND \end{array}$
ICCT	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.6	1.5	mA	$V_{\rm I}=V_{\rm CC}-2.1V$
I <sub>OLD</sub>	†Minimum Dynamic	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Ma
IOHD	Output Current	5.5			-50	-75	mA	$V_{OHD} = 3.85V$ Mir

All outputs loaded, thresholds on input associated with output under

†Maximum test duration 2.0 ms, one output loaded at a time.

			74A	CTQ	54ACTQ	74ACTQ			
Symbol	ool Parameter		$T_A = +25^{\circ}C$		T <sub>A</sub> = −55°C to +125°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions	
			Тур		Guaranteed Li	mits			
ICC	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 1)	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5			V	<i>Figures 2-12, 13</i> (Notes 2, 3)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2			v	<i>Figures 2-12</i> , <i>13</i> (Notes 2, 3)	
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			v	(Notes 2, 4)	
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			v	(Notes 2, 4)	

 $^{\dagger}\text{Maximum}$  test duration 2.0 ms, one output loaded at a time.

Note 1:  $I_{CC}$  for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: PDIP package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 4: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

### **AC Electrical Characteristics**

	Parameter			74ACTQ		54A	CTQ	74A	CTQ	
Symbol		V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$\begin{array}{r} \mathbf{T_A}=~-55^\circ\mathbf{C}\\ \mathbf{to}~+~125^\circ\mathbf{C}\\ \mathbf{C_L}=~50~\mathbf{pF} \end{array}$		$\begin{array}{r} \mathbf{T_A}=\ -40^\circ\mathbf{C}\\ \mathbf{to}\ +85^\circ\mathbf{C}\\ \mathbf{C_L}=\ 50\ \mathbf{pF} \end{array}$		Units
			Min	Тур	Мах	Min	Мах	Min	Max	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	2.5	7.0	9.5	2.0 2.0	9.5 11.0	2.0	10.0	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.5	7.0	9.5	2.0 2.0	11.0 11.0	2.0	10.0	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to $O_n$	5.0	2.5	8.5	11.0	1.5 1.5	11.0 13.0	2.0	12.0	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time $\overline{\text{OE}}$ to $O_n$	5.0	1.0	6.0	9.0	1.5 1.5	8.5 5.5	1.0	9.5	ns
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew** D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.0				1.0	ns

\*Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design. Not tested.

AC Operating Requirements									
			$\begin{array}{c c} & & & & & \\ \hline V_{CC}^{*} & & & \\ (V) & & & C_{L} = 50 \ \text{pF} \end{array}$		54ACTQ	74ACTQ			
Symbol	Parameter						Units		
			Тур		Guaranteed Mini				
ts	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0		3.0	3.0	3.0	ns		
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0		1.5	1.5	1.5	ns		
tw	LE Pulse Width, HIGH	5.0		4.0	4.0	4.0	ns		

\*Voltage Range 5.0 is 5.0V  $\pm 0.5$ V.

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation Capacitance	85.0	pF	$V_{CC} = 5.0V$

### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 $\Omega$ .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set  $V_{CC}$  to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.






FIGURE 1. Quiet Output Noise Voltage Waveforms Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference.

Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_f=3~\text{ns},\,t_f=3~\text{ns},\,skew<150~\text{ps}.$ 

 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

 $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the HL transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- VILD and VIHD:
- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next increase the input HIGH voltage level on the word generator, V<sub>IH</sub> until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

