

ADVANCED INFORMATION





DESCRIPTION:

The DPS32M8A is a 32K X 8 CMOS Static Random Access Memory (SRAM). The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible, and a single +5V power supply is required.

The DPS32M8A is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required. All devices offer the advantages of low power dissipation, low cost and high performance.

FEATURES:

- 32,768 by 8-Bits Organization
- Access Times: 25, 35, 45, 55, 70, 85ns (max.)
- Low Power: 110mW (max.) Full Standby
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible Input and Output
- Common Data Input and Output
- Single +5V Power Supply, ±10% Tolerance
- Three State Output
- Standard 28-Pin DIP or 32-Pad LCC Packages



ADVANCED INFORMATION

TRUTH TABLE					
Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
DOUT Disable	L	H	H	HIGH-Z	Active
Read	L	L	H	DOUT	Active
Write	L	X	L	DIN	Active

L = LOW H = HIGH X = Don't Care

PIN NAMES	
A0-A14	Address Inputs
I/O0-I/O7	Data In/Out
\overline{CE}	Chip Enable
\overline{WE}	Write Enable
\overline{OE}	Output Enable
VDD	Power (+5V)
VSS	Ground

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
VDD	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		VDD+0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
VDD	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to +7.0	V

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{IN}	Input Capacitance	11	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	11		

DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to VDD	-10	10	-10	10	-10	10	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to VDD, \overline{CE} or \overline{OE} = V _{IH} , or \overline{WE} = V _{IL}	-10	10	-10	10	-10	10	µA
I _{CC1}	Active Supply Current	\overline{CE} = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		100		115		120	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		140		160		160	mA
I _{SB1}	Full Standby Supply Current (CMOS)	f = 0, Outputs Open $\overline{CE} \geq V_{DD} - 0.2V$ V _{IN} ≥ VDD - 0.2V or V _{IN} ≥ VDD - 0.2V	S	10		15		20	mA
			L	2		2		2	
I _{SB2}	Standby Supply (TTL)	\overline{CE} = V _{IH} , f = 0, Outputs Open		30		35		35	mA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -4mA	2.4		2.4		2.4		V


DATA RETENTION DC CHARACTERISTICS: (L Versions only)									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, $\overline{CE} \geq V_{DR} - 0.2V$		350		400		800	µA
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, $\overline{CE} \geq V_{DR} - 0.2V$		300		350		600	µA

DATA RETENTION CHARACTERISTICS (L Versions only)						
Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
V _{DR}	Data Retention Voltage	$\overline{CE} \geq V_{DD} - 0.2V$	2.0	5.0	5.5	V
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	t _{RC}			ns



ADVANCED INFORMATION

3




AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input and Output Timing Reference Levels	1.5V

* Transition between 0.8V and 2.2V.

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100pF	except t _{CLZ} , t _{CHZ} , t _{OHZ} , t _{OLZ} , t _{WLZ} and t _{WHZ}
2	5pF	t _{CLZ} , t _{CHZ} , t _{OHZ} , t _{OLZ} , t _{WLZ} and t _{WHZ}

Figure 1. Output Load

** Including Probe and Jig Capacitance.



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges															
No.	Symbol	Parameter	-25		-35		45		-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	25		35		45		55		70		85	ns	
2	t _{AA}	Address Access Time		25		35		45		55		70		85	ns
3	t _{CO}	Chip Enable to Output Valid		25		35		45		55		70		85	ns
4	t _{OV}	Output Enable to Output Valid		15		20		20		25		30		35	ns
5	t _{OH}	Output Hold from Address Change	5		5		5		5		5		5	ns	
6	t _{CLZ}	Chip Enable to Output in LOW-Z ^{4,5}	5		5		5		5		5		5	ns	
7	t _{OLZ}	Output Enable to Output in LOW-Z ^{4,5}	3		3		3		3		3		3	ns	
8	t _{CHZ}	Chip Enable to Output in HIGH-Z ^{4,5}		15		20		20		25		30		35	ns
9	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4,5}		15		20		20		25		30		35	ns


AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE ^{6,7} : Over operating ranges															
No.	Symbol	Parameter	-25		-35		45		-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
10	t _{WC}	Write Cycle Time	25		35		45		55		70		85	ns	
11	t _{AW}	Address Valid to End of Write	20		30		40		50		60		70	ns	
12	t _{CW}	Chip Enable to End of Write	20		30		40		50		60		70	ns	
13	t _{DW}	Data Valid to End of Write	15		18		20		25		30		35	ns	
14	t _{DH}	Data Hold Time	3		3		3		3		3		3	ns	
15	t _{WP}	Write Pulse Width	20		30		35		40		45		50	ns	
16	t _{AS}	Address Set-up Time ^{***}	0		0		0		0		0		0	ns	
17	t _{AH}	Address Hold Time	0		0		0		0		0		0	ns	
18	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4,5}		15		15		20		25		30		35	ns
19	t _{WLZ}	Write Enable to Output in LOW-Z ^{4,5}	5		5		5		5		5		5	ns	

*** Valid for both Read and Write Cycles.




ADVANCED INFORMATION


READ CYCLE 1: Address Controlled. \overline{WE} is HIGH. \overline{CE} and \overline{OE} are LOW.





READ CYCLE 2: \overline{CE} Controlled. \overline{WE} is HIGH.



WRITE CYCLE 1: \overline{WE} Controlled. \overline{OE} is LOW.



ADVANCED INFORMATION



NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
6. When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state; and, input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when \overline{WE} is LOW.


ORDERING INFORMATION

DP	S32M8A	X	X	- XX	X			
PREFIX	DEVICE TYPE	PACKAGE	POWER	SPEED	GRADE			
C	COMMERCIAL							0°C to +70°C
I	INDUSTRIAL							-40°C to +85°C
M	MILITARY							-55°C to +125°C
B	MIL-PROCESSED							-55°C to +125°C
25								25ns
35								35ns
45								45ns
55								55ns
70								70ns
85								85ns
S								STANDARD POWER
L								LOW POWER
G								32 PAD LCC
N								28 LEAD SIDE BRAZED DIP
NONE								28 LEAD CERDIP
								HIGH SPEED 32K X 8 CMOS SRAM




ADVANCED INFORMATION


MECHANICAL DIAGRAMS



LCC



CERDIP



SIDE BRAZED DIP

Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772

