


**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262C - JULY 1993 - REVISED JULY 1995

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT162374 . . . WD PACKAGE  
 SN74LVT162374 . . . DGG OR DL PACKAGE  
 (TOP VIEW)



ADVANCE INFORMATION

**description**

The 'LVT162374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT162374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

Widebus is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Copyright © 1995, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

6-43

8961723 0102668 763

**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262C—JULY 1993—REVISED JULY 1995

**description (continued)**

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 22- $\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT162374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
H	X	X	Z

ADVANCE INFORMATION




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVT162374, SN74LVT162374


## 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262C - JULY 1993 - REVISED JULY 1995

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ .....	30 mA
Current into any output in the high state, $I_{OH}$ (see Note 2) .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

ADVANCE INFORMATION



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262C - JULY 1993 - REVISED JULY 1995

**recommended operating conditions (see Note 4)**

		SN54LVT162374		SN74LVT162374		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

**ADVANCE INFORMATION**

PARAMETER	TEST CONDITIONS		SN54LVT162374		SN74LVT162374		UNIT	
			MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 2.7 V$ ,	$I_I = -18 mA$		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 3 V$ ,	$I_{OH} = -12 mA$	2		2		V	
$V_{OL}$	$V_{CC} = 3 V$ ,	$I_{OL} = 12 mA$		0.8		0.8	V	
$I_I$	$V_{CC} = 0$ or $MAX^{\dagger}$ , $V_I = 5.5 V$			10		10	$\mu A$	
	$V_{CC} = 3.6 V$	$V_I = V_{CC}$ or GND	Control inputs	$\pm 1$		$\pm 1$		
		$V_I = V_{CC}$	Data inputs		1			1
		$V_I = 0$		-5		-5		
$I_{off}$	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V				$\pm 100$	$\mu A$	
$I_I(\text{hold})$	$V_{CC} = 3 V$	$V_I = 0.8 V$	A inputs	75		75	$\mu A$	
		$V_I = 2 V$		-75		-75	$\mu A$	
$I_{OZH}$	$V_{CC} = 3.6 V$ ,	$V_O = 3 V$		1		1	$\mu A$	
$I_{OZL}$	$V_{CC} = 3.6 V$ ,	$V_O = 0.5 V$		-1		-1	$\mu A$	
$I_{CC}$	$V_{CC} = 3.6 V$ , $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high	0.19		0.1	mA	
			Outputs low		5			5
			Outputs disabled	0.19		0.1		
$\Delta I_{CC}^{\ddagger}$	$V_{CC} = 3 V$ to 3.6 V, One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND			0.2		0.2	mA	
$C_i$	$V_I = 3 V$ or 0						pF	
$C_o$	$V_O = 3 V$ or 0						pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265