

DATA SHEET

NEC

MOS INTEGRATED CIRCUIT **μ PD43256B**

256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT

Description

The μ PD43256B is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery backup is available (L, LL, A, and B versions). And A and B versions are wide voltage operations. The μ PD43256B is packed in 28-pin plastic DIP, 28-pin plastic SOP, and 32-pin plastic TSOP(I).

Features

- 32,768 words by 8 bits organization
- Fast access time: 55 ns (MAX.)
- Wide voltage range (A version: $V_{cc} = 3.0$ to 5.5 V, B version: $V_{cc} = 2.7$ to 5.5 V)
- 2 V data retention
- \overline{OE} input for easy application

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Standby supply current μA (MAX.)	Note 1 Data retention supply current μA (MAX.)
μ PD43256B	55, 70, 85	4.5 to 5.5	0 to 70	2000	—
μ PD43256B-L	55, 70, 85			100	15
μ PD43256B-LL	55, 70, 85			50	3
μ PD43256B-A	85 Note 2, 100, 120	3.0 to 5.5			
μ PD43256B-B	85 Note 2, 100, 120	2.7 to 5.5			

Note 1. $T_A \leq 40$ °C, $V_{cc} = 3$ V

2. $V_{cc} = 4.5$ to 5.5 V

The information in this document is subject to change without notice.

Ordering Information (1/2)

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μ PD43256BCZ-55	28-pin plastic DIP (600 mil)	55	4.5 to 5.5	0 to 70	—
μ PD43256BCZ-70		70			L Version
μ PD43256BCZ-85		85			
μ PD43256BCZ-55L		55			
μ PD43256BCZ-70L		70			
μ PD43256BCZ-85L		85			
μ PD43256BCZ-55LL		55			
μ PD43256BCZ-70LL		70			
μ PD43256BCZ-85LL		85			
μ PD43256BGU-55L	28-pin plastic SOP (450 mil)	55	3.0 to 5.5	A Version	L Version
μ PD43256BGU-70L		70			
μ PD43256BGU-85L		85			
μ PD43256BGU-55LL		55			
μ PD43256BGU-70LL		70			
μ PD43256BGU-85LL		85			
μ PD43256BGU-A10		100			
μ PD43256BGU-A12		120			
μ PD43256BGU-B10		100	2.7 to 5.5	B Version	
μ PD43256BGU-B12		120			


Ordering Information (2/2)

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark		
μ PD43256BGX-55L-EJA	32-pin plastic TSOP(I)(600 mil) (Normal bent)	55	4.5 to 5.5	0 to 70	L Version		
μ PD43256BGX-70L-EJA		70					
μ PD43256BGX-85L-EJA		85					
μ PD43256BGX-55LL-EJA		55					
μ PD43256BGX-70LL-EJA		70					
μ PD43256BGX-85LL-EJA		85	3.0 to 5.5				
μ PD43256BGX-A10-EJA		100					
μ PD43256BGX-A12-EJA		120					
μ PD43256BGX-B10-EJA		100	2.7 to 5.5		B Version		
μ PD43256BGX-B12-EJA		120					
μ PD43256BGX-55L-EKA	32-pin plastic TSOP(I)(600 mil) (Reverse bent)	55	4.5 to 5.5	0 to 70	L Version		
μ PD43256BGX-70L-EKA		70					
μ PD43256BGX-85L-EKA		85					
μ PD43256BGX-55LL-EKA		55					
μ PD43256BGX-70LL-EKA		70					
μ PD43256BGX-85LL-EKA		85	3.0 to 5.5		A Version		
μ PD43256BGX-A10-EKA		100					
μ PD43256BGX-A12-EKA		120					
μ PD43256BGX-B10-EKA		100	2.7 to 5.5		B Version		
μ PD43256BGX-B12-EKA		120					

Pin Configuration (Marking Side)


28-pin plastic DIP (600 mil)

28-pin plastic SOP (450 mil)



32-pin plastic TSOP (I) (600 mil)

(Normal bent)



32-pin plastic TSOP (I) (600 mil)

(Reverse bent)

A0 – A14 : Address inputs

I/O1 – I/O8 : Data inputs/outputs

CS : Chip Select


WE : Write Enable

OE : Output Enable


Vcc : Power supply

GND : Ground

NC : No connection



Block Diagram



Truth Table

CS	OE	WE	Mode	I/O	Supply current
H	X	X	Not selected	High impedance	I _{ss}
L	H	H	Output disable		I _{CCA}
L	X	L	Write	D _{IN}	
L	L	H	Read	D _{OUT}	

Remark X : Don't care

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{cc}	-0.5 ^{Note} to +7.0	V
Input/Output voltage	V _T	-0.5 ^{Note} to V _{cc} + 0.5	V
Operating ambient temperature	T _A	0 to 70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width 50 ns)

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	μ PD43256B			μ PD43256B-A		μ PD43256B-B		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Supply voltage	V _{cc}	4.5	5.5	3.0	5.5	2.7	5.5	V	
High level input voltage	V _{th}	2.2	V _{cc} + 0.5	2.2	V _{cc} + 0.5	2.2	V _{cc} + 0.5	V	
Low level input voltage	V _{il}	-0.3 ^{Note}	+0.8	-0.3 ^{Note}	+0.5	-0.3 ^{Note}	+0.5	V	
Operating ambient temperature	T _A	0	70	0	70	0	70	°C	

Note -3.0 V (MIN.) (Pulse width 50 ns)

DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

Parameter	Symbol	Test conditions	μ PD43256B			μ PD43256B-L			μ PD43256B-LL			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	I_{IL}	$V_{IH} = 0 \text{ V to } V_{CC}$	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	I_{IO}	$V_{IO} = 0 \text{ V to } V_{CC}$ $\overline{OE} = V_{IH}$ or $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$	-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μA
Operating supply current	I_{CCA1}	$\overline{CS} = V_{IL}$, Minimum cycle time, $I_{IO} = 0 \text{ mA}$			50			50			50	mA
	I_{CCA2}	$\overline{CS} = V_{IL}$, $I_{IO} = 0 \text{ mA}$			45			45			45	
	I_{CCAS}	$\overline{CS} \leq 0.2 \text{ V}$, Cycle = 1 MHz, $I_{IO} = 0 \text{ mA}$ $V_{IL} \leq 0.2 \text{ V}$, $V_{IH} \geq V_{CC} - 0.2 \text{ V}$			10			10			10	
Standby supply current	I_{SB}	$\overline{CS} = V_{IH}$			5			3			3	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$		20	2000		2.0	100		1.0	50	μA
High level output voltage	V_{OH1}	$I_{OH} = -1.0 \text{ mA}$	2.4			2.4			2.4			V
	V_{OH2}	$I_{OH} = -0.1 \text{ mA}$	$V_{CC}-0.5$			$V_{CC}-0.5$			$V_{CC}-0.5$			
Low level output voltage	V_{OL}	$I_{OL} = 2.1 \text{ mA}$			0.4			0.4			0.4	V

Remark 1. V_{IH} : Input voltage

2. These DC Characteristics are in common regardless of package types.

DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

Parameter	Symbol	Test conditions	μPD43256B-A			μPD43256B-B			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	I _{IL}	V _{IN} = 0 V to V _{CC}	-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current		V _{IO} = 0 V to V _{CC} CS = V _{IH} or WE = V _{IL} or OE = V _{IH}	-1.0		+1.0	-1.0		+1.0	μA
Operating supply current	I _{CCA1}	CS = V _{IL} , Minimum cycle time, I _{IO} = 0 mA	μPD43256B-A10			45			—
			μPD43256B-A12			—			45
			μPD43256B-B10			—			20
	I _{CCA2}	CS = V _{IL} , I _{IO} = 0 mA	μPD43256B-B12			—			5
			V _{CC} ≤ 3.3 V			10			10
	I _{CCA3}	CS ≤ 0.2 V, Cycle = 1 MHz, I _{IO} = 0 mA, V _{IL} ≤ 0.2 V, V _{IH} ≥ V _{CC} - 0.2 V	V _{CC} ≤ 3.3 V			—			10
			V _{CC} ≤ 3.3 V			10			5
Standby supply current	I _{SS}	CS = V _{IH}	V _{CC} ≤ 3.3 V			3			3
	I _{SS1}	CS ≥ V _{CC} - 0.2 V	V _{CC} ≤ 3.3 V			—			2
	I _{SS1}	CS ≥ V _{CC} - 0.2 V	V _{CC} ≤ 3.3 V			1.0	50		1.0
High level output voltage	V _{OH1}	I _{OH} = -1.0 mA, V _{CC} ≥ 4.5 V				2.4			2.4
		I _{OH} = -0.5 mA, V _{CC} < 4.5 V				2.4			2.4
	V _{OH2}	I _{OH} = -0.1 mA				—			—
		I _{OH} = -0.02 mA			V _{CC} -0.1			V _{CC} -0.1	
Low level output voltage	V _{OL}	I _{OL} = 2.1 mA, V _{CC} ≥ 4.5 V				0.4			0.4
		I _{OL} = 1.0 mA, V _{CC} < 4.5 V				0.4			0.4
	V _{OL1}	I _{OL} = 0.02 mA				0.1			0.1

Remark 1. V_{IN}: Input voltage

2. These DC Characteristics are in common regardless of package types.

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V			5	pF
Input/Output capacitance	C _{IO}	V _{IO} = 0 V			8	pF

Remark 1. V_{IN}: Input voltage

2. These parameters are periodically sampled and not 100 % tested.

AC Characteristics (Recommended operating conditions unless otherwise noted)


AC Test Conditions

Input waveform (Rise/fall time \leq 5 ns)


Input pulse levels

0.8 V to 2.2 V : μ PD43256B, μ PD43256B-L, μ PD43256B-LL

0.5 V to 2.2 V : μ PD43256B-A, μ PD43256B-B



Output waveform



Output load

AC characteristics with notes should be measured with the output load shown in Fig. 1 and Fig. 2.

Fig. 1

(For tAA, tACS, tOE, tOH)





Fig. 2

(For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)



Remark CL includes capacitances of the probe and jig, and stray capacitances.

Read Cycle (1/2)

Parameter	Symbol	$V_{cc} \geq 4.5\text{ V}$						Unit	Condition		
		μ PD43256B-55		μ PD43256B-70		μ PD43256B-85 μ PD43256B-A10 μ PD43256B-A12 μ PD43256B-B10 μ PD43256B-B12					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Read cycle time	t_{rc}	55		70		85		ns			
Address access time	t_{AA}		55		70		85	ns			
\bar{CS} access time	t_{AC}		55		70		85	ns	Note 1		
\bar{OE} to output valid	t_{OE}		30		35		40	ns			
Output hold from address change	t_{OH}	10		10		10		ns			
\bar{CS} to output in low impedance	t_{OLZ}	10		10		10		ns	Note 2		
\bar{OE} to output in low impedance	t_{OLZ}	5		5		5		ns			
\bar{CS} to output in high impedance	t_{CHZ}		30		30		30	ns			
\bar{OE} to output in high impedance	t_{OHZ}		30		30		30	ns			

Note 1. See the output load shown in Fig. 1.


2. See the output load shown in Fig. 2.

Read Cycle (2/2)

Parameter	Symbol	$V_{cc} \geq 3.0\text{ V}$				$V_{cc} \geq 2.7\text{ V}$				Unit	Condition		
		μ PD43256B-A10		μ PD43256B-A12		μ PD43256B-B10		μ PD43256B-B12					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Read cycle time	t_{rc}	100		120		100		120		ns			
Address access time	t_{AA}		100		120		100		120	ns	Note 1		
\bar{CS} access time	t_{AC}		100		120		100		120	ns			
\bar{OE} access time	t_{OE}		60		60		60		60	ns	Note 2		
Output hold from address change	t_{OH}	10		10		10		10		ns			
\bar{CS} to output in low impedance	t_{OLZ}	10		10		10		10		ns			
\bar{OE} to output in low impedance	t_{OLZ}	5		5		5		5		ns			
\bar{CS} to output in high impedance	t_{CHZ}		35		40		35		40	ns			
\bar{OE} to output in high impedance	t_{OHZ}		35		40		35		40	ns			

Note 1. See the output load shown in Fig. 1.

2. See the output load shown in Fig. 2.

Read Cycle Timing Chart

Remark In read cycle, \overline{WE} should be fixed to high level.

Write Cycle (1/2)


Parameter	Symbol	$V_{CC} \geq 4.5\text{ V}$						Unit	Condition		
		μ PD43256B-55		μ PD43256B-70		μ PD43256B-85 μ PD43256B-A10 μ PD43256B-A12 μ PD43256B-B10 μ PD43256B-B12					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Write cycle time	t _{WC}	55		70		85		ns			
CS to end of write	t _{CW}	50		60		70		ns			
Address valid to end of write	t _{AW}	50		60		70		ns			
Write pulse width	t _{WP}	45		55		65		ns			
Data valid to end of write	t _{DW}	30		30		35		ns			
Data hold time	t _{DH}	0		0		0		ns			
Address setup time	t _{AS}	0		0		0		ns			
Write recovery time	t _{WR}	5		5		5		ns			
WE to output in high impedance	t _{WNZ}		30		30		30	ns	Note		
Output active from end of write	t _{OW}	10		10		10		ns			

Note See the output load shown in Fig. 2.

Write Cycle (2/2)


Parameter	Symbol	$V_{CC} \geq 3.0\text{ V}$				$V_{CC} \geq 2.7\text{ V}$				Unit	Condition		
		μ PD43256B-A10		μ PD43256B-A12		μ PD43256B-B10		μ PD43256B-B12					
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.				
Write cycle time	t _{WC}	100		120		100		120		ns			
CS to end of write	t _{CW}	90		110		90		110		ns			
Address valid to end of write	t _{AW}	90		110		90		110		ns			
Write pulse width	t _{WP}	80		100		80		100		ns			
Data valid to end of write	t _{DW}	60		70		60		70		ns			
Data hold time	t _{DH}	0		0		0		0		ns			
Address setup time	t _{AS}	0		0		0		0		ns			
Write recovery time	t _{WR}	5		5		5		5		ns			
WE to output in high impedance	t _{WNZ}		35		40		35		40	ns	Note		
Output active from end of write	t _{OW}	10		10		10		10		ns			

Note See the output load shown in Fig. 2.

Write Cycle Timing Chart 1 (\overline{WE} Controlled)

Caution \overline{CS} or \overline{WE} should be fixed to high level during address transition.

- Remark**
1. Write operation is done during the overlap time of a low level \overline{CS} and a low level \overline{WE} .
 2. When \overline{WE} is at low level, the I/O pins are always high impedance. When \overline{WE} is at high level, read operation is executed. Therefore \overline{OE} should be at high level to make the I/O pins high impedance.
 3. If \overline{CS} changes to low level at the same time or after the change of \overline{WE} to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 ($\overline{\text{CS}}$ Controlled)

Caution $\overline{\text{CS}}$ or $\overline{\text{WE}}$ should be fixed to high level during address transition.

Remark Write operation is done during the overlap time of a low level $\overline{\text{CS}}$ and a low level $\overline{\text{WE}}$.

Low Vcc Data Retention Characteristics

L Version (μ PD43256B-L: $T_A = 0$ to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{CCR}	$\bar{CS} \geq V_{CC} - 0.2$ V	2.0		5.5	V
Data retention supply current	I_{CCR}	$V_{CC} = 3.0$ V, $\bar{CS} \geq V_{CC} - 0.2$ V		1	50 ^{Note}	μ A
Chip deselection to data retention mode	t_{CDR}		0			ns
Operation recovery time	t_R		5			ms

Note 15 μ A ($T_A \leq 40$ °C)


LL Version (μ PD43256B-LL: $T_A = 0$ to 70 °C)

A Version (μ PD43256B-A: $T_A = 0$ to 70 °C)

B Version (μ PD43256B-B: $T_A = 0$ to 70 °C)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{CCR}	$\bar{CS} \geq V_{CC} - 0.2$ V	2.0		5.5	V
Data retention supply current	I_{CCR}	$V_{CC} = 3.0$ V, $\bar{CS} \geq V_{CC} - 0.2$ V		0.5	20 ^{Note}	μ A
Chip deselection to data retention mode	t_{CDR}		0			ns
Operation recovery time	t_R		5			ms

Note 3 μ A ($T_A \leq 40$ °C), 1 μ A ($T_A \leq 25$ °C)




Data Retention Timing Chart

Note A Version: 3.0 V, B Version: 2.7 V

Remark The other pins (address, OE, WE, I/Os) can be in high impedance state.

Package Drawings

28 PIN PLASTIC DIP (600 mil)




NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	38.10 MAX.	1.500 MAX.
B	2.54 MAX.	0.100 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	1.2 MIN.	0.047 MIN.
G	3.6±0.3	0.142±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.228 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.25	0.01
R	0 ~ -15°	0 ~ -15°

P28C-100-600A1-1

28 PIN PLASTIC SOP(450mil)




NOTE
Each lead centerline is located within 0.12 mm
(0.005 inch) of its true position (T.P.) at maximum material condition.

P28GU-50-450A

ITEM	MILLIMETERS	INCHES
A	19.05MAX.	0.750MAX.
B	1.27MAX.	0.050MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}$	$0.016^{+0.004}$
E	$0.2^{+0.1}$	$0.008^{+0.004}$
F	3.0MAX.	0.119MAX.
G	$2.55^{+0.1}$	$0.100^{+0.004}$
H	$11.8^{+0.3}$	$0.465^{+0.013}$
I	$8.4^{+0.1}$	$0.331^{+0.004}$
J	$1.7^{+0.2}$	$0.067^{+0.008}$
K	$0.20^{+0.07}$	$0.008^{+0.003}$
L	$0.7^{+0.2}$	$0.028^{+0.008}$
M	0.12	0.005
N	0.10	0.004

32 PIN PLASTIC TSOP(I) (600 mil)




NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

S32GX-50-EJA-1

ITEM	MILLIMETERS	INCHES
A	8.2 MAX.	0.323 MAX.
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.05	0.041
H	15.3±0.2	0.602 ^{0.009} _{-0.008}
I	13.7	0.539
J	0.8±0.2	0.031 ^{0.009} _{-0.008}
K	0.125 ^{0.10} _{-0.05}	0.005 ^{0.004} _{-0.002}
L	0.5±0.1	0.020 ^{0.004} _{-0.005}
M	0.08	0.003
N	0.10	0.004
P	14.3±0.2	0.563±0.008
Q	0.05±0.05	0.002±0.002
S	1.27 MAX.	0.050 MAX.

32 PIN PLASTIC TSOP(I) (600 mil)



S32GX-50-EKA-1

NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	8.2 MAX.	0.323 MAX.
B	0.45 MAX.	0.018 MAX.
C	0.5 (T.P.)	0.020 (T.P.)
D	0.20 ± 0.10	0.008 ± 0.004
G	1.05	0.041
H	15.3 ± 0.2	$0.602^{+0.009}_{-0.008}$
I	13.7	0.539
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.08	0.003
N	0.10	0.004
P	14.3 ± 0.2	0.563 ± 0.008
Q	0.05 ± 0.05	0.002 ± 0.002
S	1.27 MAX.	0.050 MAX.

Recommended Soldering Conditions

The following conditions (See tables below and next page) must be met when soldering μPD43256B. For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Types of Surface Mount Device

μPD43256BGU: 28-pin plastic SOP (450 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 230 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow processes: 1 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	IR30-107-1
VPS	Peak package's temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow processes: 1 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-1
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below, Temperature of pre-heat: 120 °C or below (Plastic surface temperature) Number of reflow processes: 1 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards)	WS60-107-1
Partial heating method	Terminal temperature: 300 °C or below, Time: 3 seconds or below (Per side of leads)	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method."

μPD43256BGX-EJA: 32-pin plastic TSOP (I) (600 mil) (Normal bent)

μPD43256BGX-EKA: 32-pin plastic TSOP (I) (600 mil) (Reverse bent)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow processes: 1 Exposure limit ^{Note} : 8 hours (10 hours pre-baking is required at 125 °C afterwards)	IR35-10B-1
VPS	Peak package's temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow processes: 1 Exposure limit ^{Note} : 8 hours (10 hours pre-baking is required at 125 °C afterwards)	VP15-10B-1
Partial heating method	Terminal temperature: 300 °C or below, Time: 3 seconds or below (Per side of leads)	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method."

Type of Through Hole Mount Device μ PD43256BCZ: 28-pin plastic DIP (600 mil)

Soldering process	Soldering conditions
Wave soldering (only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or below
Partial heating method	Terminal temperature: 300 °C or below, Time: 3 seconds or below (Per one lead)

Caution Do not jet molten solder on the surface of package.

Information

μ PD43256B New Line Up


(1) Package : 28-pin plastic TSOP (I) (0.55pitch, 8 × 13.4 mm) (Normal, Reverse bent)

(2) Part Number : μ PD43256BGW-70L/85L
 μ PD43256BGW-70LL/85LL
 μ PD43256BGW-A10/A12
 μ PD43256BGW-B12

(3) Release : Ex-factory 1995. October

(4) Pin Configuration (Marking Side)

28-pin plastic TSOP (I) (Normal bent)



A0 to A14	: Address Input
I/O1 to I/O8	: Data Input / Output
CS	: Chip Select Input
WE	: Write Enable Input
OE	: Output Enable Input
Vcc	: Power Supply
GND	: Ground

28-pin plastic TSOP (I) (Reverse bent)

