SRAM

32K x 8 SRAM

FEATURES

OPTIONS

- High speed: 10*, 12*, 15, 20, 25 and 35ns
- · High-performance, low-power, CMOS double-metal process

MARKING

- Single +5V ±10% power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

•	Timing	
	10ns access	-10*
	12ns access	-12*
	15ns access	-15
	20ns access	-20
	25ns access	-25
	35ns access	-35
•	Packages	
	Plastic DIP (300 mil)	None
	Plastic SOJ (300 mil)	DJ
	Plastic ZIP	Z
	NOTE: Available in ceramic package specifications. Please refer to Micror	

 2V data retention 	L
• 2V data retention, low power	LP

 Temperature Industrial

(-40°C to +85°C) IT Automotive $(-40^{\circ}\text{C to } +125^{\circ}\text{C})$ AT Extended (-55°C to +125°C) XT

• Part Number Example: MT5C2568Z-20 LP IT

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is

PIN ASSIGNMENT (Top View) 28-Pin SOJ

(SD-2)

A14 [1	28	b Vcc
A12 [2	27	WE
A7 [3	26	A13
A6 [4	25	. AB
A5 [5		D A9
A4 [6	23	A11
A3 [7	22	ŌĒ A10
A2 [8	21	A10
A1 0	9	20	CE
A0 E	10	19	DQ8
DQ1 [11	18	þ 10Q7
DQ2 [12	17	DO:06
DO3 [13	16	DQ5
Vss [14	15	b DQ4

28-Pin ZIP

28-Pin DIP

	(SA-4	l)		(SB-1)
A14 [A12 [2 2	WE	ŌE A9	1 2 A11
A7 [A6 [4 25	A8	A13 Vcc A12	7 6 WE 9 8 A14
A5 [A4 [A3 [1	1] A9 3] A11	A6 A4	11 10 A7 11 12 A5
A2 [A1 [8 21	A10	A2 A0	17 16 A1
A0 [1	BOD	DQ2 Vss	19 20 DQ3 21 22 DQ4
DQ2 [DQ3 [1		DQ5 DQ7 CE	23 ::: 24 DQ6 25 ::: 26 DQ8
Vss [14 15	DQ4	Ų.	28 A10


accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both operating current (ICC) and TTL standby current (ISB1). The latter is achieved through the use of gated inputs on the \overline{WE} , \overline{OE} and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

^{*}Preliminary

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	<u>OE</u>	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss1V to	+7V
Storage Temperature (Plastic)55°C to +1	.50°C
Power Dissipation	1W
Short Circuit Output Current5	0mA
Voltage on any pin relative to Vss1V to Vcc	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4	ľ	٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	4.5	5.5	٧	1

							M	AX]	
DESCRIPTION	CONDITIONS		SYMBOL	TYP	-10 ^{+†}	-12 ^{+†}	-15 [†]	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/¹RC Outputs Open		lcc	85	180	160	140	120	110	90	mA	3, 14
		"LP" VERSION	Icc	65	-	-	-	110	100	80	mA	3, 14
Power Supply Current: Standby			ISB1	11	45	40	30	30	25	25	mA	14
			isb1	3	-	-	-	7	7	7	mA	14
$\overline{CE} \ge Vcc \cdot 0.2V$; $Vcc = MAX$ $Vin \le Vss + 0.2V$ or $Vin \ge Vcc \cdot 0.2V$; $f = 0$		ISB2	0.6	5	5	5	5	5	7	mA	14	

^{*}Preliminary

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$; $f = 1 \text{ MHz}$	Ci	6	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4

[†] LP version not available in this speed grade.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DECODIDATION		-1	0*	-1	2*		15	-2	20	-2	25	-:	35		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle	READ Cycle														
READ cycle time	¹RC	10		12		15		20		25	_	35		ns	
Address access time	¹AA		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		10		12		15		20		25		35	ns	
Output hold from address change	tОН	2		3		3		3		5		5		ns	
Chip Enable to output in Low-Z	[†] LZCE	3		4		4		4		6		6		ns	7
Chip disable to output in High-Z	†HZCE		6		8		8		9		9		15	ns	6, 7
Chip Enable to power-up time	¹₽U	0		0		0		0		0		0		ns	
Chip disable to power-down time	^t PD		10		12		15		20		25		35	ns	
Output Enable access time	^t AOE		6	-	8		8		8		8		12	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		0		ns	
Output disable to out put in High-Z	^t HZOE		5		6		6		7		7		12	ns	6
WRITE Cycle									I—						
WRITE cycle time	¹WC	10		12		15		20		25		30		ns	
Chip Enable to end of write	_f CM	9		10		10		15		15		20		ns	
Address valid to end of write	¹AW	9		10		10		15		15		20		ns	
Address setup time	^t AS	0	_	0		0		0		0		0		ns	-
Address hold from end of write	†AH	0		0		0		0		0		0		ns	
WRITE pulse width	^t WP1	9		10		10		15		15		20		ns	
WRITE pulse width	¹WP2	11		12		12		15		15		20		ns	
Data setup time	^t DS	6		7	-	7		10		10		15		ns	
Data hold time	¹DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	¹LZWE	3		4		4		4		5		5		ns	7
Write Enable to output in High-Z	HZWE		6		7		7		10		10		15	ns	6, 7

^{*}Preliminary

5 VOLT SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

480 255 480 255 5 5 PF

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- -3V for pulse width < ^tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- HZCE, HZOE and HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, [†]HZCE is less than [†]LZCE, and [†]HZWE is less than [†]LZWE.
- 8. WE is HIGH for READ cycle.

- Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Refer to the IT/XT/ÅT section of Micron's *SRAM*Data Book for applicable non-commercial temperature range specifications.
- Typical values are measured at 5V, 25°C and 20ns cycle time.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP Versions Only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		35	300	μΑ	
Data Neterition Corrent	or ≤ 0.2V	Vcc = 3V	ICCDR		90	500	μА	
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM




READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12 (Write Enable Controlled)




DON'T CARE

W UNDEFINED

NOTE: Output enable (OE) is inactive (HIGH).

WRITE CYCLE NO. 37, 12 (Write Enable Controlled)



NOTE: Output enable (\overline{OE}) is active (LOW).