

128K x 36, 3.3V SYNCHRONOUS SRAM WITH ZBT™ FEATURE, BURST COUNTER AND PIPELINED OUTPUTS

ADVANCE INFORMATION IDT71V546

FEATURES:

- 128K x 36 memory configuration, pipelined outputs
- Supports high performance system speed 133 MHz (4.2 ns Clock-to-Data Access)
- ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized registered outputs eliminate the need to control OE
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered, address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- · Three chip enables for simple depth expansion
- Single 3.3V power supply (+/- 5%)
- Packaged in a JEDEC standard 100-pin TQFP package

DESCRIPTION:

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as 128K x 36 bit. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT^{TM} , or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later its associated data cycle occurs, be it read or write.

The IDT71V546 contains data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{\text{CEN}}$) pin allows operation of the IDT71V546 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{\text{CEN}}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE2}$) that allow the user to deselect the device when desired. If any one of these three are not active when ADV/ \overline{LD} is low, no new memory operation can be initiated and any burst that was in progress is stopped. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write initiated.

The IDT71V546 has an on-chip burst counter. In the burst mode, the IDT71V546 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V546 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for high board density.

PIN DESCRIPTION SUMMARY

A0 — A16	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Three Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/ W	Read / Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
I/O ₀ -I/O ₃₁ , I/O _{P1} -I/O _{P4}	Data Input / Output	I/O	Synchronous
VDD	3.3V Power	Pwr	Static
Vss	Ground	Gnd	Static

3821 tbl 01

(Patents Pending)

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc. Pentium is a trademark of Intel Corp.

PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 1997


PIN DEFINITIONS(1)

Symbol	Pin Function	I/O	Active	Description
A 0- A 16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/ LD	Advance / Load	I	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R/ W	Read / Write	I	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	l	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1 - BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/ \overline{W} and ADV/ \overline{LD} are sampled low) the appropriate byte write signal (\overline{BW} 1 - \overline{BW} 4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/ \overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. \overline{BW} 1 - \overline{BW} 4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{CE1}$ and $\overline{CE2}$ are used with CE2 to enable the IDT71V546. ($\overline{CE1}$ or $\overline{CE2}$ sampled high or CE2 sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT TM has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71V546. Except for \overline{OE} , all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst	l Order	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved (Intel) burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear (PowerPC) burst sequence is selected. $\overline{\text{LBO}}$ is a static DC input.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V546. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
VDD	Power Supply	N/A	N/A	3.3V power supply input.
Vss	Ground	N/A	N/A	Ground pin.

NOTE: 3821 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

FUNCTIONAL BLOCK DIAGRAM



RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	οV	3.3V+/-5%

3821 tbl 03


RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
Vss	Core Ground Supply	0	0	0	٧
VIH	Input High Voltage - Inputs	2.0	_	4.6	٧
ViH	Input High Voltage - I/O	2.0	_	VDD+0.3	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTES:

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. V_{IH} (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

PIN CONFIGURATION



TOP VIEW

- * Pin 14 does not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- * Pin 83 and 84 are reserved for future A17 (8M) and A18 (16M) respectively.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
lout	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD and Input terminals only.
- I/O terminals.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, TQFP package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CI/O	I/O Capacitance	Vout = 3dV	7	рF

NOTE:

3821 tbl 06

 This parameter is guaranteed by device characterization, but not production tested.

SYNCHRONOUS TRUTH TABLE(1)

CEN	R/W	Chip (5)	ADV/LD	B₩x	ADDRESS	PREVIOUS CYCLE	CURRENT CYCLE	I/O
		Enable			USED			(2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D
L	Н	Select	L	Х	External	Х	LOAD READ	Q
L	Х	Х	Н	Valid	Internal	LOAD WRITE /	BURST WRITE	D
						BURST WRITE	(Advance burst counter)(2)	
L	Х	Х	Η	Х	Internal	LOAD READ /	BURST READ	Q
						BURST READ	(Advance burst counter)(2)	
L	Х	Deselect	L	Х	Х	X	DESELECT or STOP(3)	HiZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous value

NOTES: 3821 tbl 07

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. When ADV/\(\overline{LD}\) signal is sampled high, the internal burst counter is incremented. The R/\(\overline{W}\) signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\(\overline{W}\) signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/O's remains unchanged.
- 5. To select the chip requires $\overline{CE1} = L$, $\overline{CE2} = L$, $\overline{CE2} = H$ on these chip enables. Chip is deselected if either one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

PARTIAL TRUTH TABLE FOR WRITES(1)

OPERATION	R/W	BW1	BW2	BW3	BW4
READ	Н	Х	Х	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O [0:7], I/O _{P1}) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O [8:15], I/O _{P2}) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O [16:23], I/O _{P3}) ⁽²⁾	L	Н	Н	L	Н
WRITE BYTE 4 (I/O [24:31], I/O _{P4}) ⁽²⁾	L	Н	Н	Н	L
NO WRITE	Ĺ	Н	Н	Н	Н

NOTES: 3821 tbl 08

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.

INTERLEAVED BURST SEQUENCE TABLE (LBO=VDD)

	Seque	Sequence 1		nce 2	Seque	Sequence 3		
	A 1	A 0	A 1	A 0	A 1	A0	A 1	Α0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

LINEAR BURST SEQUENCE TABLE (LBO=Vss)

	Seque	Sequence 1		nce 2	Seque	ence 3	Sequence 4	
	A1	A 0	A1	A 0	A1	A 0	A1	A 0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0


NOTE:

3821 tbl 10

3821 tbl 09

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting

FUNCTIONAL TIMING DIAGRAM



3821 drw 03

Note:

- 1) This assumes $\overline{\text{CEN}}$, $\overline{\text{CE1}}$, CE2, $\overline{\text{CE2}}$ are all true.
- 2) All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

DEVICE OPERATION - SHOWING MIXED LOAD, BURST, DESELECT AND NOOP CYCLES

Cycle	Address	R/W	ADV/LD	<u>CE</u> (1)	CEN	B₩x	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Χ	X	Load read
n+1	X	Х	Η	Х	L	Х	Χ	Х	Burst read
n+2	A1	Н	L	L	L	Х	L	Q0	Load read
n+3	Χ	Х	L	Н	L	Х	L	Q ₀₊₁	Deselect or STOP
n+4	Χ	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A 2	Н	┙	L	L	Х	Χ	Z	Load read
n+6	X	X	Η	Х	L	Χ	Χ	Z	Burst read
n+7	X	Х	٦	Н	L	Х	┙	Q2	Deselect or STOP
n+8	A3	L	L	L	L	L	L	Q ₂₊₁	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A 4	L	L	L	L	L	Х	D3	Load write
n+11	X	Х	١	Н	L	Χ	Χ	D ₃₊₁	Deselect or STOP
n+12	X	Х	Н	X	L	Х	X	D4	NOOP
n+13	A 5	L	L	L	L	L	X	Z	Load write
n+14	A 6	Н	لـ	L	L	Х	Χ	Z	Load read
n+15	A 7	L	┙	L	L	L	Χ	D5	Load write
n+16	Х	Х	H	Х	L	L	L	Q6	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7	Load read
n+18	Х	Х	Н	Χ	L	Х	Χ	D ₇₊₁	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

NOTE8

- 1. $\overline{\text{CE}}$ = L is defined as $\overline{\text{CE1}}$ = L, $\overline{\text{CE2}}$ = L and CE2 = H. $\overline{\text{CE}}$ = H is defined as $\overline{\text{CE1}}$ = H, $\overline{\text{CE2}}$ = H or CE2 = L.
- 2. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

READ OPERATION

Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	BWx	ŌĒ	I/O	Comments
n	A0	Η	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	Х	Х	L	Q0	Contents of Address A0 Read Out

NOTE:

3821 tbl 12

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}} = \text{L}$ is defined as $\overline{\text{CE1}} = \text{L}$, $\overline{\text{CE2}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$. $\overline{\text{CE}} = \text{H}$ is defined as $\overline{\text{CE1}} = \text{H}$, $\overline{\text{CE2}} = \text{H}$ or $\overline{\text{CE2}} = \text{L}$.

BURST READ OPERATION

Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Х	Ι	X	L	Х	L	Qo	Address A₀ Read Out, Inc. Count
n+3	Х	Х	Н	Χ	L	Х	L	Q ₀₊₁	Address Ao+1 Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q ₀₊₂	Address Ao+2 Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Х	L	Q ₀ +3	Address Ao+3 Read Out, Load A1
n+6	Х	Х	Н	Χ	L	Х	L	Qo	Address A₀ Read Out, Inc. Count
n+7	Х	Х	Н	Χ	L	Х	L	Q ₁	Address A ₁ Read Out, Inc. Count
n+8	A 2	Н	L	L	L	Х	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTE:

3821 tbl 13

- 1. <u>H</u> = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}$ = L is defined as $\overline{\text{CE1}}$ = L, $\overline{\text{CE2}}$ = L and $\overline{\text{CE2}}$ = H. $\overline{\text{CE}}$ = H is defined as $\overline{\text{CE1}}$ = H, $\overline{\text{CE2}}$ = H or $\overline{\text{CE2}}$ = L.

WRITE OPERATION

Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	B₩x	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	X	∟	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	D0	Write to Address A0

3821 tbl 14

- H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE1} = L, \overline{CE2} = L and CE2 = H.
 \overline{CE} = H is defined as \overline{CE1} = H, \overline{CE2} = H or CE2 = L.

BURST WRITE OPERATION

Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	L	L	L	┙	┙	Χ	Χ	Address and Control meet setup
n+1	Χ	Х	Н	Х	L	L	Χ	Χ	Clock Setup Valid, Inc. Count
n+2	Х	Χ	Н	X	L	٦	Х	Do	Address Ao Write, Inc. Count
n+3	Х	Х	Н	Χ	L	L	Χ	Do+1	Address Ao+1 Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D ₀ +2	Address Ao+2 Write, Inc. Count
n+5	A ₁	L	L	L	L	L	Х	Do+3	Address Ao+3 Write, Load A1
n+6	Х	Χ	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+7	Х	Х	Н	Χ	L	L	Χ	D ₁	Address A ₁ Write, Inc. Count
n+8	A 2	L	L	L	L	L	Х	D ₁₊ 1	Address A ₁₊₁ Write, Load A ₂

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{\text{CE}} = \text{L}$ is defined as $\overline{\text{CE1}} = \text{L}$, $\overline{\text{CE2}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$. $\overline{\text{CE}} = \text{H}$ is defined as $\overline{\text{CE1}} = \text{H}$, $\overline{\text{CE2}} = \text{H}$ or $\overline{\text{CE2}} = \text{L}$.

READ OPERATION WITH CLOCK ENABLE USED

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments	
n	A0	Н	L	L	L	Х	Х	Х	Address and Control meet setup	
n+1	Х	Х	Х	X	Н	X	Х	Х	Clock n+1 Ignored.	
n+2	A 1	Н	L	L	L	Х	Х	Х	Clock Valid	
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+4	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+5	A2	Н	L	L	L	Х	L	Q0	Address A0 Read out (bus trans.)	
n+6	A3	Н	L	L	L	Х	L	Q1	Address A1 Read out (bus trans.)	
n+7	A 4	Н	L	L	L	Х	L	Q2	Address A2 Read out (bus trans.)	

NOTE:

H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE1} = L, \overline{CE2} = L and CE2 = H.

3821 tbl 16

WRITE OPERATION WITH CLOCK ENABLE USED

Cycle	Address	R/W	ADV/LD	<u>CE</u> ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A0	L	L	Ш	١	L	Χ	Χ	Address and Control meet setup
n+1	Х	X	Х	Χ	Η	Х	Χ	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Х	Х	Clock Valid
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored
n+5	A2	L	L	L	L	L	Х	D0	Write data D0
n+6	A3	L	L	L	L	L	Х	D1	Write data D1
n+7	A 4	L	L	L	L	L	Х	D2	Write data D2

NOTE:

- H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE1} = L, \overline{CE2} = L and CE2 = H.

READ OPERATION WITH CHIP ENABLE USED(1)

Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	BWx	ŌĒ	I/O	Comments
n	Χ	Χ	L	Н	┙	Χ	Х	?	Deselected
n+1	X	Х	L	Н	L	Χ	Х	?	Deselected
n+2	A0	Η	L	L	┙	Х	Х	Z	Address and Control meet setup
n+3	Х	Χ	L	Н	L	Х	Х	Z	Deselected or STOP
n+4	A1	Н	L	L	L	Х	L	Q0	Address A0 read out. Load A1
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP
n+6	Х	Χ	L	Н	┙	Х	L	Q1	Address A1 Read out. Deselected
n+7	A2	Н	L	L	L	Х	Х	Z	Address and control meet setup
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP
n+9	Х	Х	Ĺ	Н	Ĺ	Χ	Ĺ	Q2	Address A2 read out. Deselected

NOTES:

3821 tbl 18

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{\text{CE}} = \text{L}$ is defined as $\overline{\text{CE1}} = \text{L}$, $\overline{\text{CE2}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$. $\overline{\text{CE}} = \text{H}$ is defined as $\overline{\text{CE1}} = \text{H}$, $\overline{\text{CE2}} = \text{H}$ or $\overline{\text{CE2}} = \text{L}$.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

WRITE OPERATION WITH CHIP ENABLE USED(1)

Cycle	Address	R/W	ADV/LD	<u>CE</u> ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments	
n	Х	Χ	L	Н	L	Х	Х	?	Deselected	
n+1	X	Х	L	Н	L	X	Х	?	Deselected	
n+2	A0	L	L	L	L	L	Х	Z	Address and Control meet setup	
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+4	A1	L	L	L	L	L	Х	D0	Data D0 Write In. Load A1	
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+6	Х	Χ	L	Н	L	Х	Х	D1	Data D1 Write In. Deselected	
n+7	A2	L	L	L	L	L	Х	Z	Address and control meet setup	
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+9	Х	Х	L	Н	L	Х	Х	D2	Data D2 Write In. Deselected	

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{\text{CE}} = \text{L}$ is defined as $\overline{\text{CE1}} = \text{L}$, $\overline{\text{CE2}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$. $\overline{\text{CE}} = \text{H}$ is defined as $\overline{\text{CE1}} = \text{H}$, $\overline{\text{CE2}} = \text{H}$ or $\overline{\text{CE2}} = \text{L}$.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μΑ
lu	LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	_	30	μΑ
lLO	Output Leakage Current	CE ≥ VIH or OE ≥ VIH, VOUT = 0V to VDD, VDD = Max.	_	5	μА
Vol	Output Low Voltage	IOL = 5mA, VDD = Min.	_	0.4	٧
Vон	Output High Voltage	IOH = -5mA, VDD = Min.	2.4	_	V

NOTE:

3821 tbl 20

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VDD = 3.3V +/-5%, VHD = VDD-0.2V, VLD = 0.2V)

Symbol	Parameter	Test Condition	S4	SA4	S5	S6	Unit
lDD	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ $\overline{\text{LD}}$ = X, VDD = Max., VIN \geq VIH or \leq VIL, f = fMAX ⁽²⁾	300	275	250	225	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $VDD = Max., \ VIN \ge VHD \ or \le VLD, \ f = 0^{(2)}$	20	20	20	20	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open $VDD = Max., VIN \ge VHD \text{ or } \le VLD, f = fMAX^{(2)}$	90	85	80	70	mA
ISB3	Idle Power	Device Selected, Outputs Open, CEN ≥ VIH	25	25	25	25	mA
	Supply Current	$VDD = Max., VIN \ge VHD or \le VLD, f = fMAX^{(2)}$					

NOTES:

3821 tbl 21

AC TEST LOADS





Figure 1. AC Test Load



3821 drw 05




Figure 3. Lumped Capacitive Load, Typical Derating

Figure 2. AC Test Load (for tohz, tchz, tolz, and toci)

* Including scope and jig

AC TEST CONDITIONS

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 & 2

^{1.} The LBO pin will be internally pulled to VDD if it is not actively driven in the application.

^{1.} All values are maximum guaranteed values.

^{2.} At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcYC; f=0 means no input lines are changing.


AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V + /-5%, TA = 0 to 70°C)

		IDT71	V546S4	IDT71V	546SA4	IDT71\	/546S5	IDT71V546S6		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Par	ameters									
tcyc	Clock Cycle Time	7.5	_	8.5	_	10	_	12	_	ns
tF ⁽¹⁾	Clock Frequency	-	133	_	117	_	100	_	83	MHz
tCH ⁽²⁾	Clock High Pulse Width	2.5	_	3	_	3.5	_	4	<u> </u>	ns
tCL ⁽²⁾	Clock Low Pulse Width	2.5	_	3	_	3.5	_	4	1 —	ns
Output Pa	rameters			-				1	-	
tcD	Clock High to Valid Data	_	4.2		4.5	_	5	_	6	ns
tcdc	Clock High to Data Change	1.5	_	1.5	_	1.5	_	1.5	† —	ns
tCLZ ^(3, 4, 5)	Clock High to Output Active	1.5	<u> </u>	1.5	<u> </u>	1.5	_	1.5	† —	ns
tCHZ ^(3, 4, 5)	Clock High to Data High-Z	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	ns
toE	Output Enable Access Time	_	4.2	<u> </u>	4.5	_	5		6	ns
toLZ ^(3, 4)	Output Enable Low to Data Active	0	_	0	_	0	_	0	T —	ns
toHZ ^(3, 4)	Output Enable High to Data High-Z		3.5	<u> </u>	3.5	_	3.5	_	3.5	ns
Set Up Tin										
tse	Clock Enable Setup Time	2.0	_	2.0	_	2.2	_	2.5	T —	ns
tsa	Address Setup Time	2.0	_	2.0	_	2.2	_	2.5	1 —	ns
tsD	Data In Setup Time	1.7	_	1.7	_	2.0	_	2.5	T —	ns
tsw	Read/Write (R/ W) Setup Time	2.0	_	2.0	_	2.2	_	2.5	1 —	ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	2.2	_	2.5	T —	ns
tsc	Chip Enable/Select Setup Time	2.0	_	2.0	_	2.2	_	2.5	1 —	ns
tsB	Byte Write Enable (BWx) Setup Time	2.0	_	2.0	_	2.2	_	2.5	—	ns
Hold Time	s							·		
tHE	Clock Enable Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
tHA	Address Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
tHD	Data In Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
tHW	Read/Write (R/W) Hold Time	0.5	<u> </u>	0.5	_	0.5	_	0.5	1 —	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
tHC	Chip Enable/Select Hold Time	0.5	_	0.5	_	0.5	_	0.5	† —	ns
thB	Byte Write Enable (BWx) Hold Time	0.5	_	0.5	_	0.5	_	0.5	—	ns

- 1. tF = 1/tCYC.
- 2. Measured as HIGH above 2.0V and LOW below 0.8V.
- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 2) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 2 ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (OC, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70C, 3.135V). It is not possible for two SRAMs on the same board to be at such different voltage and temperature.


TIMING WAVEFORM OF READ CYCLE^(1, 2, 3, 4)



- defined by the state of the LBO input.
 - CE2 timing transitions are identical but inverted to the CET and CE2 signals. For example, when CET and CE2 are LOW on this waveform, CE2 is HIGH. ഗ്ധ്4
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.


 R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.

TIMING WAVEFORM OF WRITE CYCLES^(1, 2, 3, 4, 5)




- 1. D(A1) represents the first input to the external address A1. D(A2) represents the first input to the external address A2; D(A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 - CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM. 4
 - Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM

TIMING WAVEFORM OF COMBINED READ AND WRITE CYCLES^(1, 2, 3)




TIMING WAVEFORM OF $\overline{\text{CEN}}$ OPERATION^(1, 2, 3, 4)




- if the L-H clock transition did not occur. All internal register in the SRAM will retain their previous state. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

TIMING WAVEFORM OF $\overline{\text{CS}}$ OPERATION^(1, 2, 3, 4)



TIMING WAVEFORM OF OE OPERATION(1)




3821 drw 12


NOTE:

1. A read operation is assumed to be in progress.

ORDERING INFORMATION



3821 drw 13




PACKAGE DIAGRAM OUTLINES

TQFP (Continued)

	DWG #		PK100-1		DWC	; #	PK128-	-1		
Ş	JE	DEC VARIATI	ION	Z	J	ON	N			
M B		DJ]		BX] 🖁 [
Ľ	MIN	NOM	MAX	€	MIN	NOM	MAX	7 É		
Α		-	1.60		_		1.60			
A1	.05	.10	.15		.05	.10	.15			
A2	1.35	1.40	1.45		1.35	1.40	1.45			
D		22.00 BSC		4		22.00 BSC				
D1		20.00 BSC		5,2		20.00 BSC		5,2		
£		16.00 BSC		4		4				
£1		14.00 BSC		5,2		5,2				
N		100								
_ND		30				38				
NË		20				26				
е		.65 BSC				.50 BSC				
Ь	.22	.32	.38	7	.17	.22	.27	7		
Ь1	.22	.30	.33		.17	.20	.23	1		
ccc		_	.10		08					
ddd	-	-	.13		_	-	.08	1		

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- A DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in excess of the 6 dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- & EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX



PSC-4045

REV O1

SIZE

DO NOT SCALE DRAWING