



## Product Preview


# Octal D-Type Latch with 3-State Outputs

The MC74AC563/74ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\overline{OE}$ ) inputs.

The MC74AC563/74ACT563 device is functionally identical to the MC74AC573/74ACT573, but with inverted outputs.

- Inputs and Outputs on Opposite Sides of Package Allowing Easy Interface with Microprocessors
- Useful as Input or Output Port for Microprocessors
- Functionally Identical to MC74AC573/74ACT573 but with Inverted Outputs
- Outputs Source/Sink 24 mA
- 'ACT563 Has TTL Compatible Inputs

### LOGIC SYMBOL





### PIN NAMES

$D_0$ - $D_7$  Data Inputs  
 LE Latch Enable Input  
 $\overline{OE}$  3-State Output Enable Input  
 $\overline{O}_0$ - $\overline{O}_7$  3-State Latch Outputs

**MC74AC563**  
**MC74ACT563**

OCTAL D-TYPE  
LATCH WITH  
3-STATE OUTPUTS



**MC74AC563 • MC74ACT563**

**FUNCTIONAL DESCRIPTION**


The MC74AC563/74ACT563 contains eight D-type latches with 3-state complementary outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

**FUNCTION TABLE**

Inputs			Internal	Outputs	Function
$\overline{OE}$	LE	D	Q	O	
H	X	X	X	Z	High Z
H	H	L	H	Z	High Z
H	H	H	L	Z	High Z
H	L	X	NC	Z	Latched
L	H	L	H	H	Transparent
L	H	H	L	L	Transparent
L	L	X	NC	NC	Latched

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 NC = No Change

**LOGIC DIAGRAM**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**DC CHARACTERISTICS** (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
$I_{CC}$	Maximum Quiescent Supply Current	80	$\mu A$	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = \text{Worst Case}$
$I_{CC}$	Maximum Quiescent Supply Current	8.0	$\mu A$	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^\circ C$
$I_{CCT}$	Maximum Additional $I_{CC}/\text{Input}$ ('ACT563)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ , $V_{CC} = 5.5 V, T_A = \text{Worst Case}$

**MC74AC563 • MC74ACT563**

**AC CHARACTERISTICS** (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to $\bar{O}_n$	3.3 5.0		7.5 5.0			ns	3-5	
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to $\bar{O}_n$	3.3 5.0		7.0 4.5			ns	3-5	
t <sub>PLH</sub>	Propagation Delay LE to $\bar{O}_n$	3.3 5.0		7.5 5.0			ns	3-6	
t <sub>PHL</sub>	Propagation Delay LE to $\bar{O}_n$	3.3 5.0		8.0 5.5			ns	3-6	
t <sub>PZH</sub>	Output Enable Time	3.3 5.0		6.0 4.0			ns	3-7	
t <sub>PZL</sub>	Output Enable Time	3.3 5.0		6.0 4.0			ns	3-8	
t <sub>PHZ</sub>	Output Disable Time	3.3 5.0		7.0 5.0			ns	3-7	
t <sub>PLZ</sub>	Output Disable Time	3.3 5.0		5.0 3.5			ns	3-8	

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

**AC OPERATING REQUIREMENTS**

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum				
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	3.3 5.0	2.0 1.5				ns	3-9
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3.3 5.0	-2.5 -1.5				ns	3-9
t <sub>w</sub>	LE Pulse Width, HIGH	3.3 5.0	3.0 2.5				ns	3-6

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V



**MC74AC563 • MC74ACT563**

**AC CHARACTERISTICS** (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			74ACT		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to $\bar{O}_n$	5.0	1.0	7.0	11.5	1.0	12.5	ns	3-5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to $\bar{O}_n$	5.0	1.0	6.0	10	1.0	11	ns	3-5
t <sub>PLH</sub>	Propagation Delay LE to $\bar{O}_n$	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-6
t <sub>PHL</sub>	Propagation Delay LE to $\bar{O}_n$	5.0	1.0	5.5	9.5	1.0	10.5	ns	3-6
t <sub>PZH</sub>	Output Enable Time	5.0	1.0	5.5	9.0	1.0	10	ns	3-7
t <sub>PZL</sub>	Output Enable Time	5.0	1.0	5.5	8.5	1.0	9.5	ns	3-8
t <sub>PHZ</sub>	Output Disable Time	5.0	1.0	6.5	10.5	1.0	11.5	ns	3-7
t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	4.5	8.0	1.0	8.5	ns	3-8

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

**AC OPERATING REQUIREMENTS**

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT		74ACT		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum				
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0	1.5	4.0	4.5	ns	3-9	
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0	-2.0	0	0	ns	3-9	
t <sub>w</sub>	LE Pulse Width, HIGH	5.0	2.0	3.0	3.0	ns	3-6	

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

**CAPACITANCE**

Symbol	Parameter	Value Typ	Units	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	50	pF	V <sub>CC</sub> = 5.0 V

5