

# 8K×8 bit SRAM

## BR6265BF-N10SL

The BR6265BF-N10SL is an 8192 word × 8 bit CMOS static RAM. It runs on a 5V single power supply, and input can be directed coupled with TTL. Current consumption in the non-selected state is extremely low at 20  $\mu$ A (max.), and memory information can be retained even at a low voltage of 2V, making this product ideal for battery backup operations.

Both the access and cycle timing are 100ns, facilitating timing design.


### ● Applications

General-purpose

### ● Features

- 1) SRAM with an 8192 × 8 bit configuration.
- 2) 5V single power supply voltage with  $\pm 10\%$  fluctuation tolerance.
- 3) High speed access time of 100ns.
- 4) TTL compatible input/output.
- 5) Input and output use the same pin, and there are 3 output states.
- 6) No clock is necessary (asynchronous static circuit).
- 7) Input and output data are in the same phase.
- 8) Low power consumption.

### ● Block diagram



## ● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	-0.5 *1 ~ 7.0	V
Power dissipation	Pd	850 *2	mW
Operating temperature range	Topr	0 ~ 70	°C
Storage temperature	Tstg	-55 ~ 125	°C
I/O voltage	Vi	-0.5 ~ Vcc + 0.5	V

\*1 At pulse width of 50 ns: -3.0 V (min.)

\*2 Reduced by 8.5mW for each increase in Ta of 1°C over 25°C.

## ● Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	Vcc	4.5	5.0	5.5	V
"H" input voltage	ViH	2.2	—	Vcc + 0.5	V
"L" input voltage	ViL	-0.3	—	0.8	V
Ambient temperature	Ta	0	—	70	°C

## ● Pin description


Pin No.	Pin Name	Function
1	NC	Internal chip and not connected
2~10, 21, 23~25	A0~A12	8192-byte memory address input
11~13, 15~19	I/O0~I/O7	8-bit data I/O
20	CE1	Chip enable control input
26	CE2	Chip enable control input
22	OE	Output enable control input
27	WE	Write enable control input
28	Vcc	5V±10% power supply
14	Vss	Reference voltage for all input/output, 0 V

● Electrical characteristics (Unless otherwise specified, Ta=0 to 70°C, V<sub>CC</sub>=5V ± 10%)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	Measurement Circuit
"L" input voltage	V <sub>IL</sub>	-0.3* <sup>1</sup>	—	0.8	V		—
"H" input voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> +0.5	V		—
"L" output voltage	V <sub>OL</sub>	0	—	0.4	V	I <sub>OL</sub> =2.1mA	Fig.1
"H" output voltage	V <sub>OH</sub>	2.4	—	V <sub>CC</sub>	V	I <sub>OH</sub> =-1.0mA	Fig.2
		V <sub>CC</sub> ×0.8	—	V <sub>CC</sub>	V	I <sub>OH</sub> =-0.1mA	—
Input leakage current	I <sub>IN</sub>	—	—	±1	μA	V <sub>IN</sub> =0~V <sub>CC</sub>	Fig.3
Output leakage current	I <sub>IO</sub>	—	—	±1	μA	V <sub>OUT</sub> =0~V <sub>CC</sub>	Fig.4
Average operating current	I <sub>CCA1</sub>	—	—	40	mA	CE1=V <sub>IL</sub> , CE2=V <sub>IH</sub> , I/O : OPEN Minimum cycle time	Fig.5
	I <sub>CCA2</sub>	—	—	10	mA	CE1=V <sub>IL</sub> , CE2=V <sub>IH</sub> , I/O : OPEN f=1MHz	Fig.5
Standby current	I <sub>S8</sub>	—	—	3	mA	CE1=V <sub>IH</sub> or CE2=V <sub>IL</sub>	—
	I <sub>S81</sub>	—	—	20	μA	CE1≥V <sub>CC</sub> -0.2V, CE2≥V <sub>CC</sub> -0.2V or CE2≤0.2V	Fig.6
	I <sub>S82</sub>	—	—	20	μA	CE2≤0.2V	—

\*1 At input voltage pulse width of 50 ns or less : -3.0 V

## ● Measurement circuit



Data sets all output to LOW (Data 00)



Data sets all output to HIGH (Data FF)

Fig. 1 LOW output voltage measurement circuit

Fig. 2 HIGH output voltage measurement circuit




Fig. 3 Input leakage measurement circuit





Fig. 4 Output leakage current measurement circuit



①: Average operating current ICCA1

②: Average operating current ICCA2

Fig. 5 Current consumption measurement circuit




Fig. 6 Standby current measurement circuit

### ● Operating modes

Control pin				Mode	I / O	Power consumption
OE	CE1	CE2	WE			
X	H	X	X	Wait state	High impedance	Standby state
X	X	L	X	Wait state	High impedance	Standby state
H	L	H	H	Output disabled	High impedance	Operating state
L	L	H	H	Read	Data output	Operating state
X	L	H	L	Write	Data output	Operating state

X : Either V<sub>IL</sub> or V<sub>IH</sub>

### ● AC test conditions (Ta=0 to 70°C, 5V±10%)

Input pulse level : 0.8 to 2.4V

Input rise/fall time : 5ns


I/O timing level : 1.5V

Output load : 1 TTL gate and CL = 100pF

### ● Read cycle

Parameter	Symbol	Min.	Max.	Unit
Read cycle time	t <sub>RC</sub>	100	—	ns
Address access time	t <sub>AA</sub>	—	100	ns
CE1 access time	t <sub>CO1</sub>	—	100	ns
CE2 access time	t <sub>CO2</sub>	—	100	ns
OE access time	t <sub>OE</sub>	—	40	ns
Output hold time	t <sub>OH</sub>	10	—	ns
CE1 output set time	t <sub>LZ1</sub>	10	—	ns
CE2 output set time	t <sub>LZ2</sub>	10	—	ns
OE output reset time	t <sub>OLZ</sub>	5	—	ns
OE1 deselect output floating	t <sub>HZ1</sub>	—	35	ns
OE2 deselect output floating	t <sub>HZ2</sub>	—	35	ns
OE disable output floating	t <sub>OHz</sub>	—	35	ns

- Read cycle timing chart 1 ( $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = \overline{WE} = V_{IH}$ )



- Read cycle timing chart 2 ( $\overline{WE} = V_{IH}$ )

Fig.7




Fig.8

## ● Write cycle

Parameter	Symbol	Min.	Max.	Unit
Write cycle time	t <sub>wc</sub>	100	—	ns
Chip select time	t <sub>cw</sub>	80	—	ns
Address valid time	t <sub>aw</sub>	80	—	ns
Address setup time	t <sub>as</sub>	0	—	ns
Write pulse width	t <sub>WP</sub>	60	—	ns
WE output delay time	t <sub>WR</sub>	0	—	ns
CE1, CE2 output delay time	t <sub>WR1</sub>	0	—	ns
WE • output floating time	t <sub>WHZ</sub>	—	35	ns
Input data set time	t <sub>DW</sub>	40	—	ns
Input data hold time	t <sub>DH</sub>	0	—	ns
WE • output set time	t <sub>OW</sub>	5	—	ns

## ● Write cycle timing chart 1 (WE control)




Fig.9

## ●Write cycle timing chart 2 (CE1 control)




Fig.10

## ● Write cycle timing chart 3 (CE2 control)




Fig.11

- While the I/O pin is in output state, input signals should not be applied which are in reverse phase to the output.
- The contents noted in this document may fall under the jurisdiction of services pertaining to overseas exchange rates and overseas control regulations (services pertaining to design, construction, specifications), and may require special handling.

● Data retention characteristics at low power supply voltage ( $T_a = 0$  to  $70^\circ\text{C}$ ) : SL version products

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Data retention power supply voltage	$V_{DR}$	2.0	—	5.5	V	$\overline{CE1} \geq V_{CC} - 0.2V$ , $\overline{CE2} \geq V_{CC} - 0.2V$ or $\overline{CE2} \leq 0.2V$
Data retention current	$I_{CCDR}^*$	—	—	10	$\mu\text{A}$	$\overline{CE1} \geq V_{CC} - 0.2V$ , $\overline{CE2} \geq V_{CC} - 0.2V$ or $\overline{CE2} \leq 0.2V$ , $V_{CC} = 3.0V$
CS data retention time	$t_{CDR}$	0	—	—	ns	
Operating recovery time	$t_R$	5	—	—	ms	

\*1  $\mu\text{A}$  (Max.), when  $T_a = 0$ ~ $40^\circ\text{C}$

● Data retention waveform at low power supply voltage




Fig.12

## ● External dimensions (Units: mm)

