

# NM93C06LZ/C46LZ/C56LZ/C66LZ

## 256-/1024-/2048-/4096-Bit Serial EEPROM with Zero Power and Extended Voltage (2.7V to 5.5V)

### (MICROWIRE™ Bus Interface)

#### General Description


The NM93C06LZ/C46LZ/C56LZ/C66LZ devices are 256/1024/2048/4096 bits respectively, of CMOS non-volatile electrically erasable memory divided into 16/64/128/256 16-bit registers. They are fabricated using National Semiconductor's floating-gate CMOS process for high reliability and low power consumption. These memory devices are available in both SO and TSSOP packages for small space considerations.

The serial interface that operates these EEPROMs is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The ready/busy status is available on the DO pin to indicate the completion of a programming cycle.

#### Features

- Less than 1.0  $\mu$ A standby current
- 2.7V–5.5V operation in all modes
- Typical active current of 100  $\mu$ A
- Direct write: no erase before program
- Reliable CMOS floating gate technology
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- Device status indication during programming mode
- 40 years data retention
- Endurance:  $10^6$  data changes
- Packages available: 8-pin SO, 8-pin DIP, 8-pin TSSOP

#### Block Diagram




TL/D/11778-1

1

## Connection Diagram

Dual-in-Line Package (N)  
8-Pin SO (M8) and 8-Pin TSSOP (MT8)



Top View

See NS Package Number  
N08E and M08A

TL/D/11778-2

### Pin Names

Pin	Description
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply

## Ordering Information

### Commercial Temperature Range (0°C to +70°C)

Order Number
NM93C06LZN/NM93C46LZN
NM93C56LZN/NM93C66LZN
NM93C06LZM8/NM93C46LZM8
NM93C56LZM8/NM93C66LZM8
NM93C06LZMT8/NM93C46LZMT8
NM93C56LZMT8/NM93C66LZMT8

### Extended Temperature Range (-40°C to +85°C)

Order Number
NM93C06LZEN/NM93C46LZEN
NM93C56LZEN/NM93C66LZEN
NM93C06LZEM8/NM93C46LZEM8
NM93C56LZEM8/NM93C66LZEM8
NM93C06LZEMT8/NM93C46LZEMT8
NM93C56LZEMT8/NM93C66LZEMT8

### Automotive Temperature Range (-40°C to +125°C)

Order Number
NM93C06LZVN/NM93C46LZVN
NM93C56LZVN/NM93C66LZVN
NM93C06LZVM8/NM93C46LZVM8
NM93C56LZVM8/NM93C66LZVM8
NM93C06LZVMT8/NM93C46LZVMT8
NM93C56LZVMT8/NM93C66LZVMT8

## LOW VOLTAGE (2.7V ≤ 4.5V) SPECIFICATIONS

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltage with Respect to Ground	$V_{CC} + 1$ to $-0.3V$
Lead Temperature (Soldering, 10 sec.)	+300°C
ESD Rating	2000V

### Operating Conditions

Ambient Operating Temperature	0°C to +70°C
NM93C06LZ/46LZ/56LZ/66LZ	-40°C to +85°C
NM93C06LZE/46LZE/56LZE/66LZE	-40°C to +125°C
NM93C06LZV/46LZV/56LZV/66LZV	-40°C to +125°C
Power Supply ( $V_{CC}$ ) Range	2.7V to 4.5V

### DC and AC Electrical Characteristics

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
$I_{CC1}$	Operating Current CMOS Input Levels	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	$CS = V_{IH}$ , SK = 250 kHz		1 1	mA
$I_{CC3}$	Standby Current	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	CS = 0V		1 1	μA
$I_{IL}$	Input Leakage	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	$V_{IN} = 0V$ to $V_{CC}$	-100	+100	nA
$I_{OL}$	Output Leakage	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	$V_{IN} = 0V$ to $V_{CC}$	-100	+100	nA
$V_{IL2}$	Input Low Voltage		$2V \leq V_{CC} \leq 4.5V$	-0.1	$0.15 V_{CC}$	V
$V_{IH2}$	Input High Voltage		$2V \leq V_{CC} \leq 4.5V$	$0.8 V_{CC}$	$V_{CC} + 1$	V
$V_{OL2}$	Output Low Voltage		$I_{OL} = 10 \mu A$		0.2	V
$V_{OH2}$	Output High Voltage		$I_{OH} = -10 \mu A$	$0.9 V_{CC}$		V
$f_{SK}$	SK Clock Frequency	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V		0 0	250 250	kHz
$t_{SKH}$	SK High Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	(Note 2)	1 1		μs
$t_{SKL}$	SK Low Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	(Note 2)	1 1		μs
$t_{SKS}$	SK Setup Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	Relative to CS	50 50		μs
$t_{CS}$	Minimum CS Low Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	(Note 3)	1 1		μs
$t_{CSS}$	CS Setup Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	Relative to SK	0.2 0.2		μs
$t_{DH}$	DO Hold Time		Relative to SK	70		ns
$t_{DIS}$	DI Setup Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	Relative to SK	0.4 0.4		μs
$t_{CSH}$	CS Hold Time		Relative to SK	0		μs
$t_{DIH}$	DI Hold Time		Relative to SK	0.4		μs
$t_{PD1}$	Output Delay to "1"	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		2 2	μs
$t_{PD0}$	Output Delay to "0"	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		2 2	μs
$t_{SV}$	CS to Status Valid	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		1 1	μs
$t_{DF}$	CS to DO in TRI-STATE*	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test CS = $V_{IL}$		0.4 0.4	μs
$t_{WP}$	Write Cycle Time	NM93C06/46/56/66LZ	$V_{CC} = 2.7V$		15	ms

1

## STANDARD VOLTAGE ( $4.5V \leq V_{CC} \leq 5.5V$ ) SPECIFICATIONS

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Ambient Storage Temperature	-65°C to +150°C
All Input or Output Voltage with Respect to Ground	$V_{CC} + 1$ to $-0.3V$
Lead Temperature (Soldering, 10 sec.)	+300°C
ESD Rating	2000V

### Operating Conditions

Ambient Operating Temperature	
NM93C06LZ/46LZ/56LZ/66LZ	0°C to +70°C
NM93C06LZE/46LZE/56LZE/66LZE	-40°C to +85°C
NM93C06LZV/46LZV/56LZV/66LZV	-40°C to +125°C
Power Supply ( $V_{CC}$ ) Range	4.5V to 5.5V

### DC and AC Electrical Characteristics: $4.5V \leq V_{CC} \leq 5.5V$

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
$I_{CC1}$	Operating Current CMOS Input Levels	NM93C06/46/56/66LZ	$CS = V_{IH}$ , SK = 1 MHz		2	mA
		NM93C06/46/56/66LZE/V	SK = 1 MHz		2	
$I_{CC2}$	Operating Current TTL Input Levels	NM93C06/46/56/66LZ	$CS = V_{IH}$ , SK = 1 MHz		3	mA
		NM93C06/46/56/66LZE/V			3	
$I_{CC3}$	Standby Current	NM93C06/46/56/66LZ	$CS = 0V$		50	$\mu A$
		NM93C06/46/56/66LZE/V			50	
$I_{IL}$	Input Leakage	NM93C06/46/56/66LZ	$V_{IN} = 0V$ to $V_{CC}$	-2.5	2.5	nA
		NM93C06/46/56/66LZE/V		-10	10	
$I_{OL}$	Output Leakage	NM93C06/46/56/66LZ	$V_{IN} = 0V$ to $V_{CC}$	-2.5	2.5	nA
		NM93C06/46/56/66LZE/V		-10	10	
$V_{IL}$	Input Low Voltage			-0.1	0.8	V
$V_{IH}$	Input High Voltage			2	$V_{CC} + 1$	V
$V_{OL1}$	Output Low Voltage	NM93C06/46/56/66LZ	$I_{OL} = 2.1$ mA		0.4	V
		NM93C06/46/56/66LZE/V	$I_{OH} = 2.1$ mA		0.4	
$V_{OH1}$	Output High Voltage		$I_{OL} = -400$ $\mu A$	2.4		V
$V_{OL2}$	Output Low Voltage	NM93C06/46/56/66LZ	$I_{OL} = 10$ $\mu A$		0.2	V
		NM93C06/46/56/66LZE/V				
$V_{OH2}$	Output High Voltage		$I_{OH} = -10$ $\mu A$	$0.9 V_{CC}$		V
$f_{SK}$	SK Clock Frequency	NM93C06/46/56/66LZ		0	1	MHz
		NM93C06/46/56/66LZE/V		0	1	
$t_{SKH}$	SK High Time	NM93C06/46/56/66LZ		250		ns
		NM93C06/46/56/66LZE/V		300		
$t_{SKL}$	SK Low Time	NM93C06/46/56/66LZ		250		ns
		NM93C06/46/56/66LZE/V		250		
$t_{CS}$	Minimum CS Low Time	NM93C06/46/56/66LZ	(Note 3)	250		ns
		NM93C06/46/56/66LZE/V		250		
$t_{CSS}$	CS Setup Time	NM93C06/46/56/66LZ	Relative to SK	50		ns
		NM93C06/46/56/66LZE/V		50		
$t_{DH}$	DO Hold Time		Relative to SK	70		ns

## STANDARD VOLTAGE ( $4.5V \leq V_{CC} \leq 5.5V$ ) SPECIFICATIONS (Continued)

### DC and AC Electrical Characteristics $V_{CC} = 5.0V \pm 10\%$ unless otherwise specified (Continued)

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
$t_{DIS}$	DI Setup Time	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	Relative to SK	100 200		ns
$t_{CSH}$	CS Hold Time		Relative to SK	0		ns
$t_{DIH}$	DI Hold Time		Relative to SK	20		ns
$t_{PD1}$	Output Delay to "1"	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		500 500	ns
$t_{PD0}$	Output Delay to "0"	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		500 500	ns
$t_{SV}$	CS to Status Valid	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test		500 500	ns
$t_{DF}$	CS to DO in TRI-STATE	NM93C06/46/56/66LZ NM93C06/46/56/66LZE/V	AC Test CS = $V_{IL}$		100 100	ns
$t_{WP}$	Write Cycle Time				10	ms

### AC Test Conditions

Output Load: 1 TTL Gate and $C_L = 100$ pF	
V <sub>CC</sub> Range	AC Test Conditions
$4.5V < V_{CC} < 5.5V$	Input Pulse Levels                      0.8V and 2.0V Timing Measurement Level ( $V_{IL}/V_{IH}$ )    0.9V and 1.9V Timing Measurement Level ( $V_{OL}/V_{OH}$ )    0.8V and 2.0V (TTL Load Condition: $I_{OL} = 2.1$ mA, $I_{OH} = -0.4$ mA)
$2.7V < V_{CC} < 4.5V$	Input Pulse Levels                      0.3V and 0.8 V <sub>CC</sub> Timing Measurement Level ( $V_{IL}/V_{IH}$ )    0.4V and 1.6V Timing Measurement Level ( $V_{OL}/V_{OH}$ )    0.8V and 1.6V (CMOS Load Condition: $I_{OL} = 10$ $\mu$ A, $I_{OH} = -10$ $\mu$ A)

### Capacitance $T_A = 25^\circ C, f = 1$ MHz

Symbol	Test	Max	Units
$C_{OUT}$	Output Capacitance	5	pF
$C_{IN}$	Input Capacitance	5	pF

**Note 1:** Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** Minimum  $V_{CC}$  requirements: All functional modes are guaranteed to full operation at  $V_{CC} \geq 2V$  except the bulk programming op-codes ERAL and WRAL. These are regarded as test mode commands and are only guaranteed to  $V_{CC} \geq 2.5V$ .

**Note 3:** CS must be brought low for a minimum of  $1 t_{CS}$  between consecutive instruction cycles.

1

## Functional Description

The NM93C06/C46/C56/C66LZ devices have 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bit in the interface sequence. For the C06LZ and C46LZ the next 8 bits carry the op code and the 6-bit address for register selection. For the C56LZ and C66LZ the next 10 bits carry the op code and the 8-bit address for register selection.

**Read (READ):** The READ instruction outputs serial data on the DO pin. After the READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

**Erase/Write Enable (EWEN):** When V<sub>CC</sub> is applied to the part, it powers up in the Erase/Write Disable (EWDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or until V<sub>CC</sub> is removed from the part.

**Erase (ERASE):** The ERASE instruction will program all bits in the specified register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

**Write (WRITE):** The WRITE instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after a minimum of 250 ns (t<sub>CS</sub>). DO = logical 0 indicates that programming is still in progress. DO = 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

**Erase All (ERAL):** The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. The Erase All cycle is identical to the ERASE cycle except for the different op code. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip. The ERASE ALL instruction is not required, see note below.

**Write All (WRAL):** The WRAL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip.

**Erase/Write Disable (EWDS):** To protect against accidental data disturb, the (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

**Note:** The NM93C06/C46/C56/C66LZ devices do not require an "ERASE" or "ERASE ALL" prior to the "WRITE" or "WRITE ALL" instructions.

## Instruction Set for the NM93C06LZ and NM93C46LZ


Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5-A0		Read data stored in memory, at specified address
EWEN	1	00	11XXXX		Write enable must precede all programming modes
EWDS	1	11	A5-A0		Erase register A5, A4, A3, A2, A1, A0
WRITE	1	01	A5-A0	D15-D0	Writes register
ERAL	1	00	10XXXX		Erases all registers
WRAL	1	00	01XXXX	D15-D0	Writes all registers
EWDS	1	00	00XXXX		Disables all programming instructions

## Instruction Set for the NM93C56LZ and NM93C66LZ

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A7-A0		Read data stored in memory, at specified address
EWEN	1	00	11XXXXXX		Write enable must precede all programming modes
EWDS	1	11	A7-A0		Erase selected register
ERAL	1	00	10XXXXXX		Erases all registers
WRITE	1	01	A7-A0	D15-D0	Write register if address is unprotected
WRAL	1	00	01XXXXXX	D15-D0	Writes all registers
EWDS	1	00	00XXXXXX		Disables all programming instructions

# Timing Diagrams


## Synchronous Data Timing



TL/D/11778-3

t<sub>SKS</sub> is not needed if DI = V<sub>IL</sub> when CS is going active (HIGH).


### READ



TL/D/11778-4

\*Address bits A5 and A4 become "don't care" for NM93C06LZ.  
Address bit A7 becomes a "don't care" for NM93C56LZ.

### EWEN




TL/D/11778-5

\*The NM93C56LZ and NM93C66LZ require a minimum of 11 clock cycles. The NM93C06LZ and NM93C46LZ require a minimum of 9 clock cycles.




Timing Diagrams (Continued)




TL/D/11778-6

\*The NM93C56LZ and NM93C66LZ require a minimum of 11 clock cycles. The NM93C06LZ and NM93C46LZ require a minimum of 9 clock cycles.



TL/D/11778-7


\*Address bits A5 and A4 become "don't care" for NM93C06LZ.  
Address bit A7 becomes a "don't care" for NM93C56LZ.



TL/D/11778-8




Timing Diagrams (Continued)



TL/D/11778-9

\*Address bits A5 and A4 become "don't care" for NM93C06LZ.  
Address bit A7 becomes a "don't care" for NM93C56LZ.



TL/D/11778-10