


N-channel TrenchMOS™ transistor Logic level FET

**PHP21N06LT, PHB21N06LT
PHD21N06LT**

FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Logic level compatible

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 55 \text{ V}$
$I_D = 19 \text{ A}$
$R_{DS(ON)} \leq 75 \text{ m}\Omega (\text{V}_{GS} = 5 \text{ V})$
$R_{DS(ON)} \leq 70 \text{ m}\Omega (\text{V}_{GS} = 10 \text{ V})$

GENERAL DESCRIPTION

N-channel enhancement mode, logic level, field-effect power transistor in a plastic envelope using 'trench' technology.

Applications:-

- d.c. to d.c. converters
- switched mode power supplies

The PHP21N06LT is supplied in the SOT78 (TO220AB) conventional leaded package.

The PHB21N06LT is supplied in the SOT404 (D²PAK) surface mounting package.

The PHD21N06LT is supplied in the SOT428 (DPAK) surface mounting package.

PINNING

SOT78 (TO220AB)

SOT404 (D²PAK)

SOT428 (DPAK)

PIN	DESCRIPTION	SOT78 (TO220AB)	SOT404 (D ² PAK)	SOT428 (DPAK)
1	gate			
2	drain ¹			
3	source			
tab	drain	1 2 3	1 3	1 3

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25^\circ\text{C}$ to 175°C	-	55	V
V_{DGR}	Drain-gate voltage	$T_j = 25^\circ\text{C}$ to 175°C ; $R_{GS} = 20 \text{ k}\Omega$	-	55	V
V_{GS}	Gate-source voltage		-	± 15	V
V_{GSM}	Pulsed gate-source voltage	$T_j \leq 150^\circ\text{C}$	-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25^\circ\text{C}$	-	19	A
I_{DM}	Pulsed drain current	$T_{mb} = 100^\circ\text{C}$	-	13	A
P_D	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	76	A
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25^\circ\text{C}$	-	56	W
			-55	175	$^\circ\text{C}$

¹ It is not possible to make connection to pin:2 of the SOT404 or SOT428 packages.

N-channel TrenchMOS™ transistor
Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 9.7 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C ; $V_{DD} \leq 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 5 \text{ V}$; refer to fig:15	-	34	mJ
I_{AS}	Peak non-repetitive avalanche current		-	19	A

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	2.7	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT428 and SOT404 package, pcb mounted, minimum footprint	60 50	- -	K/W K/W

ELECTRICAL CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$; $I_D = 0.25 \text{ mA}$	55	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$	50 1.0 0.5	1.5 - -	2.0 - 2.3	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}$; $I_D = 10 \text{ A}$ $V_{GS} = 5 \text{ V}$; $I_D = 10 \text{ A}$	- -	55 60	70 75	$\text{m}\Omega$
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}$; $I_D = 10 \text{ A}$	-	-	158	$\text{m}\Omega$
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 5 \text{ V}$; $V_{DS} = 0 \text{ V}$	-	10	100	nA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 55 \text{ V}$; $V_{GS} = 0 \text{ V}$	-	0.05	10 500	μA
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 20 \text{ A}$; $V_{DD} = 44 \text{ V}$; $V_{GS} = 5 \text{ V}$	-	9.4	-	nC
Q_{gs}	Gate-source charge		-	2.2	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	5.4	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30 \text{ V}$; $R_D = 1.2 \Omega$	-	7	15	ns
t_r	Turn-on rise time	$R_G = 10 \Omega$; $V_{GS} = 5 \text{ V}$	-	88	120	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	25	40	ns
t_f	Turn-off fall time		-	25	45	ns
L_d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}$; $V_{DS} = 25 \text{ V}$; $f = 1 \text{ MHz}$	-	466	650	pF
C_{oss}	Output capacitance		-	95	135	pF
C_{rss}	Feedback capacitance		-	71	85	pF

**N-channel TrenchMOS™ transistor
Logic level FET**

**PHP21N06LT, PHB21N06LT
PHD21N06LT**

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	19	A
I_{sm}	Pulsed source current (body diode)		-	-	76	A
V_{sd}	Diode forward voltage	$I_F = 20 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.2	1.5	V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	43 94	-	ns nC




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D/P_{D,25^\circ\text{C}} = f(T_{mb})$




Fig.3. Safe operating area. $T_{mb} = 25^\circ\text{C}$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D/I_{D,25^\circ\text{C}} = f(T_{mb})$; conditions: $V_{GS} \geq 5 \text{ V}$




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t_p)$; parameter $D = t_p/T$

N-channel TrenchMOS™ transistor Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT




Fig.5. Typical output characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{DS})$




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$




Fig.6. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$




Fig.9. Normalised drain-source on-state resistance.
 $R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$

N-channel TrenchMOS™ transistor Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0\text{ V}$; $f = 1\text{ MHz}$




Fig.15. Maximum permissible non-repetitive
avalanche current (I_{AS}) versus avalanche time (t_{AV});
unclamped inductive load




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$

N-channel TrenchMOS™ transistor
Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

MECHANICAL DATA




Fig.16. SOT78 (TO220AB); pin 2 connected to mounting base (Net mass:2g)

Notes

- This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
- Refer to mounting instructions for SOT78 (TO220AB) package.
- Epoxy meets UL94 V0 at 1/8".


N-channel TrenchMOS™ transistor
Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

MECHANICAL DATA

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads
(one lead cropped)

SOT404



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D _{max.}	D ₁	E	e	L _p	H _p	Q
mm	4.50	1.40	0.85	0.64	11	1.60	10.30	2.54	2.90	15.40	2.60
	4.10	1.27	0.60	0.46		1.20	9.70		2.10	14.80	2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						98-12-14 99-06-25

Fig.17. SOT404 surface mounting package. Centre pin connected to mounting base.

Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".

N-channel TrenchMOS™ transistor
Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.18. SOT404 : soldering pattern for surface mounting.

N-channel TrenchMOS™ transistor Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

MECHANICAL DATA




Fig.19. SOT428 surface mounting package. Centre pin connected to mounting base.

Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
 3. Epoxy meets UL94 V0 at 1/8".

MOUNTING INSTRUCTIONS

N-channel TrenchMOS™ transistor
Logic level FET

PHP21N06LT, PHB21N06LT
PHD21N06LT

Dimensions in mm




Fig.20. SOT428 : soldering pattern for surface mounting.