

# RAMTRON

## FM 1408/1608 FRAM<sup>®</sup> Memory

16,384- and 65,536-Bit Nonvolatile Ferroelectric RAMs  
Product Preview

### Features

- 16,384- and 65,536-Bit Byte-wide Nonvolatile Ferroelectric RAM Organized as 2,048 x 8 and 8,192 x 8
- CMOS Technology with Integrated Ferroelectric Storage Cells
- Fully Synchronous Operation with Two Modes of Operation
  - Dynamic Mode Offers Unlimited Read/Write Endurance
  - Nonvolatile Mode Offers a Minimum of  $10^8$  Endurance Cycles
- Provides Single Memory Function for Storage of Both Data and Instructions
- Internal Address Generation for Refresh and Nonvolatile Conversion
- On-Chip Data Protection Circuit
- 10-Year Data Retention without Power
- Dynamic Mode
  - 80ns Maximum Read Access
  - 160ns Maximum Read/Write Cycles
- Nonvolatile Mode
  - 150ns Maximum Read Access
  - 300ns Maximum Read/Write Cycles
- Single 5-Volt  $\pm 10\%$  Supply
  - 82.5mW (16k) or 220mW (64k) Maximum Dynamic Power at Minimum Cycle Time
  - 550 $\mu$ W Maximum Static Power
- CMOS/TTL Compatible I/O Pins
- 28-Pin Ceramic/Plastic DIP and Skinny DIP, and Plastic SOP Packages
- 0-70°C Ambient Operating Temperature Range

### Description

The FM 1408 and FM 1608 are byte-wide ferroelectric RAM, or FRAM<sup>®</sup> products organized as 2k x 8 and 8k x 8 respectively. FRAM memory products from Ramtron combine the read/write characteristics of semiconductor RAM with the nonvolatile retention of magnetic storage.

Both memory products are manufactured in a 1.2-micron Si gate CMOS technology with the addition of integrated thin film ferroelectric storage cells developed and patented by Ramtron.


The ferroelectric cells developed by Ramtron exhibit two properties — high dielectric constant and spontaneous polarization — that have led to the development of a FRAM product with two modes of operation: dynamic and nonvolatile.

The part can be designed into a system to utilize one of the two operating modes depending on the endurance requirements of the application.


Applications that require unlimited read/write endurance and nonvolatility can utilize the dynamic mode of operation with a conversion cycle to nonvolatile mode on power down. Applications that are not memory cycle intensive can use nonvolatile mode and eliminate the need for refresh and mode conversion.

Ramtron's FRAM products operate from a single +5 volt power supply and are TTL/CMOS compatible on all inputs and outputs. The FM 1408 and FM 1608 utilize the standard byte-wide SRAM pinout with added mode and refresh pins.

### Functional Diagram



### Pin Configuration



\* No Connect on FM 1408

### Pin Names

Pin Names	Function
A <sub>0</sub> -A <sub>2</sub> , A <sub>10</sub>	Column Address Inputs
A <sub>3</sub> -A <sub>9</sub> , A <sub>11</sub> , A <sub>12</sub>	Row Address Inputs
I/O <sub>0</sub> -I/O <sub>7</sub>	Data Input/Output
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
RFSH	Refresh Input
$\overline{OE}$	Output Enable Input
$\overline{D/NV}$	Mode Control Input
V <sub>CC</sub>	+5 Volts
GND	Ground
NC	No Connect

### E.S.D. Characteristics

Symbol	Parameter	Value
V <sub>ZAP</sub> <sup>(1)</sup>	E.S.D. Tolerance	>2000 Volts

(1) Characterized to MIL-STD-883 test method 3015. Not tested.

### Capacitance

T<sub>A</sub> = 25°C, f = 1.0MHz, V<sub>CC</sub> = 5V

Parameter	Description	Max	Test Condition
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	8pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6pF	V <sub>I/O</sub> = 0V

(1) This parameter is periodically sampled and not 100% tested.

### Pin Assignments

Part	Organization	Pin 2	Pin 23
FM 1408	2048 x 8	NC	NC
FM 1608	8192 x 8	A <sub>12</sub>	A <sub>11</sub>

### Absolute Maximum Ratings

(Beyond Which Permanent Damage Could Result)

Description	Ratings
Ambient Storage or Operating Temperature to Guarantee Nonvolatility of Stored Data	0 to +70°C
Voltage on Any Pin with Respect to Ground	-1.0 to +7.0V

### AC Conditions of Test

AC Conditions	Test
Input Pulse Levels	0 to 3 V
Input Rise and Fall Time	10ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL Gate and CL = 50pF

## DC Operating Conditions

$T_A = 0^\circ$  to  $70^\circ\text{C}$  Unless Otherwise Noted

Symbol	Parameters	Min	Max	Test Condition
$V_{CC}$	Power Supply Voltage	4.5V	5.5V	
$I_{CC1}$	Power Supply Current - Refresh <sup>(1)</sup> - FM 1408	400 $\mu$ A	15mA	$V_{CC} = \text{Maximum}$ , $\overline{CE}$ Cycling at Minimum Cycle Time $D/\overline{NV} = V_{CC}$ , $I_{I/O} = 0\text{mA}$ , CMOS Input Levels, $\overline{OE} = \overline{WE} = V_{CC}$
	- FM 1608	900 $\mu$ A	40mA	
$I_{CC2}$	Power Supply Current - Active - FM 1408		15mA	$V_{CC} = \text{Maximum}$ , $\overline{CE}$ Cycling at Minimum Cycle Time $I_{I/O} = 0\text{mA}$ , CMOS Input Levels, $\overline{OE} = \text{GND}$ , $\overline{WE} = V_{CC}$
	- FM 1608		40mA	
$I_{SB1}$	Power Supply Current - Standby (CMOS)		100 $\mu$ A	$V_{CC} = \text{Maximum}$ , $\overline{CE} = V_{CC}$ , $D/\overline{NV}$ and RFSH = GND CMOS Input Levels, $I_{I/O} = 0\text{mA}$
$I_{SB2}$	Power Supply Current - Standby (TTL)		1.2mA	$V_{CC} = \text{Maximum}$ , $\overline{CE} = V_{IH}$ , $D/\overline{NV}$ and RFSH = $V_{IL}$ TTL Input Levels, $I_{I/O} = 0\text{mA}$
$I_{IL}$	Input Leakage Current		10 $\mu$ A	$V_{IN} = \text{GND to } V_{CC}$
$I_{OL}$	Output Leakage Current		10 $\mu$ A	$V_{OUT} = \text{GND to } V_{CC}$
$I_{D/\overline{NV}}$	$D/\overline{NV}$ Input Leakage Current		100 $\mu$ A	$D/\overline{NV}$ at $V_{IH}$
$I_{RFSH}$	RFSH Input Leakage		100 $\mu$ A	RFSH at $V_{IH}$
$V_{IL}$	Input Low Voltage	-1V	0.8V	
$V_{IH}$	Input High Voltage	2.0V	$V_{CC} + 1\text{V}$	
$V_{OL}$	Output Low Voltage		0.4V	$I_{OL} = 4.2\text{mA}$
$V_{OH}$	Output High Voltage	2.4V		$I_{OH} = -2\text{mA}$

(1) Minimum current rating is measured at 15.6 $\mu$ sec cycle time.


## Mode Selection

H =  $V_{IH}$ , L =  $V_{IL}$ , X = Don't Care

$\overline{CE}$	$D/\overline{NV}$	RFSH	$\overline{WE}$	$\overline{OE}$	I/O	Address Generation	Operation
H	X	X	X	X	Output High-Z	—	Not Selected
L	X	H	L	X	Input Data	Internal	Not Allowed
L	L	H	H	L	Output Data	Internal	Mode Conversion Cycle
L	L	H	H	H	Output High-Z	Internal	Mode Conversion Cycle
L	L	L	L	X	Input Data	External	Nonvolatile Write
L	L	L	H	L	Output Data	External	Nonvolatile Read or Mode Conversion Cycle
L	L	L	H	H	Output High-Z	External	Mode Conversion Cycle
L	H	H	H	L	Output Data	Internal	Refresh
L	H	H	H	H	Output High-Z	Internal	Refresh
L	H	L	L	X	Input Data	External	Write
L	H	L	H	L	Output Data	External	Read
L	H	L	H	H	Output High-Z	External	Refresh

## Theory of Operation

The FM 1408 and FM 1608 memories use a two transistor, two capacitor memory structure illustrated below.



### Dynamic Mode

The dynamic mode utilizes the high dielectric constant of the ferroelectric cells to store data as an electrical charge. During a write operation, data is transferred from the I/O pins to the bit lines (true and complement). When the word line pass transistor is enabled, the data voltage will charge the selected capacitors. Since the plate is grounded in this mode, the capacitor polarization does not switch and the stored charge must be periodically refreshed to offset circuit leakage. To read the memory, the selected memory cell address pass transistor connects the capacitors to the bit lines. The sense amplifier differentially senses the stored charge of each cell to detect the data value. The data is transferred to I/O buffers. Since the memory reference is destructive, the data is automatically restored to the cell by recharging the capacitors.

Since the polarity of the capacitors is not switched during dynamic mode operation, the memory can operate continuously at the minimum clock cycle rate during normal operation without fatiguing the memory cells, thus read/write endurance is unlimited. Data stored as an elec-

tric charge in dynamic mode can be made nonvolatile (at the time of a power loss) by selecting the nonvolatile mode and performing a mode conversion prior to loss of operating voltage. On power recovery, data can be recovered by performing a conversion operation before switching to the dynamic mode.

In the dynamic mode of operation, the memory is capable of  $10^8$  power-up/down cycles without degradation of its nonvolatile retention characteristics.

Operation is synchronous on the high-to-low transition of  $\overline{CE}$ . Read/write cycles are symmetrical at 160ns with read access in 80ns.

### Nonvolatile Mode

The nonvolatile mode utilizes the bistable characteristic of the ferroelectric cell to store data. Operating the FM 1408 and FM 1608 in continuous nonvolatile mode requires that the  $D/\overline{NV}$  and RFSH pins be held low or left unconnected. These inputs are internally pulled down to default to continuous nonvolatile operation. Refresh or mode conversion is not required in this mode.

During a write operation, data is transferred from the I/O pins to the bit lines. When the word line pass transistor is enabled and the common plate is pulsed, the data will be stored by polarizing the ferroelectric cell in one of two states. To read data, the pass transistor is enabled and the sense amplifier senses the difference in polarization of the ferroelectric cells to determine the stored data state. Since the read operation is destructive, the data is then automatically rewritten back to the ferroelectric cell by switching the polarization. The memory cell can be polarized for up to  $10^8$  cycles without degrading the data retention characteristics of the memory. Operation beyond  $10^8$  cycles will eventually result in nonvolatile data retention failure.

Operation is synchronous with the high-to-low transition of  $\overline{CE}$ , and read/write cycles are symmetrical at 300ns with read access in 150ns.

## Read Cycle (Dynamic and Nonvolatile Mode)

The FRAM memory operates synchronously using the  $\overline{CE}$  signal as the clock. The memory read cycle time  $t_{RC}$  is measured between falling edges of  $\overline{CE}$ . The memory  $\overline{CE}$  signal must be active time,  $t_{CA}$ . The memory requires a minimum precharge time  $t_{PC}$  to precharge the internal busses between operations.


The memory latches the address internally on the falling edge of  $\overline{CE}$ . The address data must meet a minimum setup time  $t_{AS}$  and hold time  $t_{AH}$  relative to a clock edge.

Read data is valid a maximum access time  $t_{CE}$  after the beginning of the read cycle. The  $\overline{OE}$  signal is used to gate the data to the I/O pins. It must be enabled time  $t_{OE}$  prior to the time data is required on the I/O pins. Output data remains valid on the outputs until disabled by either the rising edge of  $\overline{OE}$  or  $\overline{CE}$ . The output becomes high-Z after time  $t_{HZ}$  from the  $\overline{CE}$  signal and time  $t_{OHZ}$  from the  $\overline{OE}$  signal. The  $\overline{WE}$  signal is high during the entire read operation.

### Read Cycle Timing

Dynamic:  $\overline{WE} = V_{IH}$ ,  $RFSH = V_{IL}$ ,  $D/\overline{NV} = V_{IH}$

Nonvolatile:  $\overline{WE} = V_{IH}$ ,  $RFSH = V_{IL}$ ,  $D/\overline{NV} = V_{IL}$



### Read Cycle AC Parameters

$T_A = 0^\circ$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$  Unless Otherwise Noted

Symbol	Parameter	JEDEC Symbol	Mode of Operation				Unit
			Dynamic		Nonvolatile		
			Min	Max	Min	Max	
$t_{RC}$	Read Cycle Time	$t_{EEL}$	160	15,600	300		ns
$t_{CA}$	Chip Enable Active Time	$t_{ELEH}$	80	10,000	150	10,000	ns
$t_{PC}$	Precharge Time	$t_{EHEL}$	80		150		ns
$t_{AS}$	Address Setup Time	$t_{AVEL}$	0		0		ns
$t_{AH}$	Address Hold Time	$t_{ELAX}$	15		15		ns
$t_{CE}$	Chip Enable Access Time	$t_{ELQV}$		80		150	ns
$t_{OE}$	Output Enable Access Time	$t_{OLQV}$	20		20		ns
$t_{HZ}$	Chip Enable to Output High-Z	$t_{EHQZ}$		25		25	ns
$t_{OHZ}$	Output Enable to Output High-Z	$t_{OHQZ}$		20		20	ns


## Write Cycle (Dynamic and Nonvolatile Mode)

The FM 1408 and FM 1608 operate synchronously using the  $\overline{CE}$  signal as a clock. The memory write cycle time  $t_{WC}$  is measured between falling edges of  $\overline{CE}$ . The memory  $\overline{CE}$  must be active time,  $t_{CA}$ . The memory requires a minimum precharge time  $t_{PC}$  to precharge the internal busses between operations.

The memory latches the addresses internally on the falling edge of  $\overline{CE}$ . The address data must meet a minimum

setup time  $t_{AS}$  and hold time  $t_{AH}$  relative to the clock edge.

The data must be valid on the I/O pins time  $t_{DS}$  prior to the rising edge of  $\overline{WE}$  and held time  $t_{DH}$  after  $\overline{WE}$ .  $\overline{WE}$  must be stable time  $t_{WP}$  prior to the rising edge of  $\overline{CE}$ . The  $\overline{OE}$  signal must disable the chip outputs time  $t_{OHZ}$  prior to placing data on the I/O pins to prevent a data conflict.  $\overline{OE}$  must remain disabled until time  $t_{OH}$  after the data is removed from the bus.



### Write Cycle AC Parameters

$T_A = 0^\circ$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$  Unless Otherwise Noted

Symbol	Parameter	JEDEC Symbol	Mode of Operation				Unit
			Dynamic		Nonvolatile		
			Min	Max	Min	Max	
$t_{WC}$	Write Cycle Time	$t_{ELEL}$	160	15,600	300		ns
$t_{CA}$	Chip Enable Active Time	$t_{ELEH}$	80	10,000	150	10,000	ns
$t_{PC}$	Precharge Time	$t_{EHEL}$	80		150		ns
$t_{AS}$	Address Setup Time	$t_{AVEL}$	0		0		ns
$t_{AH}$	Address Hold Time	$t_{ELAX}$	15		15		ns
$t_{WP}$	Write Enable Pulse Width	$t_{WLWH}$	40		80		ns
$t_{DS}$	Data Setup Time	$t_{DVWH}$	40		40		ns
$t_{DH}$	Data Hold Time	$t_{WHDX}$	0		0		ns
$t_{OHZ}$	Output Enable to Output High-Z	$t_{OHQZ}$		20		20	ns
$t_{OH}$	Output Enable Hold Time		0		0		ns

## Mode Conversion (Dynamic and Nonvolatile Mode)

The  $D/\overline{NV}$  input pin specifies the storage mode of the memory cells. During nonvolatile mode ( $D/\overline{NV} = V_{IL}$ ), data is stored by polarizing the ferroelectric capacitor. During dynamic mode ( $D/\overline{NV} = V_{IH}$ ), data is stored by charging the ferroelectric capacitor. During the transition from one mode to the other, it is necessary to convert data from one storage mode to the other. This is implemented by requiring that all row addresses be converted following a power-up mode transition.


Similar to performing the refresh operation, there are two alternate methods for mode conversion: external address generation or internal "on chip" address generation. With external address generation, the refresh pin is inactive ( $RFSH = V_{IL}$ ) signifying the user must provide their own addresses. Internal "on chip" address generation is provided when the refresh pin is activated ( $RFSH = V_{IH}$ ). In

this mode the memory generates its own addresses internally. The internal address counter is incremented by the rising edge of  $\overline{CE}$ .

After mode conversion to dynamic mode, refresh operations must continue at a rate sufficient to refresh all rows every 2msec (FM 1408) and 8msec (FM 1608). Since the memory is operated in dynamic mode during normal operation but nonvolatile storage is desired at power loss, it is necessary to detect the power failure in time to switch to nonvolatile mode and perform the data conversion operations prior to the power supply voltage dropping below  $V_{CC}$  minimum. The power-down conversion is implemented by performing conversion cycles at each row address following the nonvolatile mode transition. These conversion cycles can occur at the minimum conversion cycle time of the memory,  $t_{CC}$ .


### Mode Conversion with External Address Generation

$\overline{WE} = V_{IH}$




### Mode Conversion with Internal Address Generation

$\overline{WE} = V_{IH}$



The mode select input is captured on the falling edge of  $\overline{CE}$ . Therefore,  $D/\overline{NV}$  must be stable mode select setup

time  $t_{MS}$  before  $\overline{CE}$  and held mode select hold time  $t_{MH}$  after  $\overline{CE}$ .



<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>
$t_{MS}$	Mode Select Setup Time	0		ns
$t_{MH}$	Mode Select Hold Time	15		ns
$t_{CC}$	Conversion Cycle Time	300	10,000	ns



## Refresh Cycle (Dynamic Mode)

There are two alternate methods for performing the refresh operation: external address generation or internal "on chip" address generation.

In both methods of refresh the memory operates synchronously using the  $\overline{CE}$  signal as a clock. Every time a refresh cycle is desired the memory must be clocked with  $\overline{CE}$ . The refresh cycle time  $t_{RFC}$  is measured between falling edges of  $\overline{CE}$ . The memory requires a minimum chip enable active time  $t_{CA}$  to perform a refresh operation and a minimum precharge time  $t_{PC}$  to precharge the internal busses between operations.

Refresh operations must be performed at all row addresses every 2msec (FM 1408) and 8msec (FM 1608). This requires a refresh cycle every 15.6 $\mu$ sec.

### External Address Generation


To use external address generation, the refresh pin is held inactive (RFSH =  $V_{IL}$ ) and the user provides the addresses. This is identical to a normal read operation but with the I/O bus disabled by  $\overline{OE} = V_{IH}$ . The address must meet a minimum setup time  $t_{AS}$  and hold time  $t_{AH}$  relative to the  $\overline{CE}$  clock edge.

### Internal Address Generation

Internal "on chip" address generation is provided when the refresh pin is activated (RFSH =  $V_{IH}$ ). In this mode the memory generates its own addresses internally. The refresh pin timing specification is identical to the timing of an external address pin.


#### Refresh Cycle Timing — External Address

$\overline{WE} = V_{IH}$ ,  $\overline{OE} = V_{IH}$ , RFSH =  $V_{IL}$ , D/ $\overline{NV} = V_{IH}$



#### Refresh Cycle Timing — Internal Address

$\overline{WE} = V_{IH}$ ,  $\overline{OE} = V_{IH}$ , D/ $\overline{NV} = V_{IH}$



### Refresh Cycle AC Parameters

$T_A = 0^\circ$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$  Unless Otherwise Noted

Symbol	Parameter	JEDEC Symbol	Mode of Operation				Unit
			Dynamic		Nonvolatile		
			Min	Max	Min	Max	
$t_{RFC}$	Refresh Cycle Time	$t_{ELEL}$	160	15,600			ns
$t_{CA}$	Chip Enable Active Time	$t_{ELEH}$	80	10,000			ns
$t_{PC}$	Precharge Time	$t_{EHEL}$	80				ns
$t_{AS}$	Address Setup Time	$t_{AVEL}$	0				ns
$t_{AH}$	Address Hold Time	$t_{ELAX}$	15				ns
$t_{RS}$	Refresh Setup Time	$t_{RVEL}$	10				ns
$t_{RH}$	Refresh Hold Time	$t_{ELRX}$	15				ns


## Power-Down/Power-Up Conditions

If the memory is operated in dynamic mode during normal operation, data must be made nonvolatile by switching to nonvolatile mode and converting all rows prior to operating voltage loss. If the memory is operating in nonvolatile mode continuously during normal operation, a mode conversion operation is not required before power cycling.

Care must be taken during power sequencing to prevent data loss resulting from memory operations during out of spec voltage conditions. This is managed by detecting power failure with sufficient time to disable memory operation time  $t_{PD}$  prior to  $V_{CC}$  reaching its lower specification, +4.5 volts. During power-up, the memory operation

should be disabled until time  $t_{REC}$  after  $V_{CC}$  reaches its operating voltage, +4.5 volts.

The memory has an on-chip data protection circuit which prevents memory operation when  $V_{CC}$  is less than +3.0 volts. This will protect the data in CMOS systems where the system control logic continues to function to +3.0 volts. However, external circuitry is required to force  $\overline{CE}$  to a high level in systems with control logic that does not operate to +3.0 volts to prevent false memory operations from being initiated by the system control logic during this unspecified voltage range. There are a number of precision DC voltage detector circuits available to implement this function.




## Power-Down/Power-Up AC Parameters


Symbol	Parameter	Min	Max	Unit
$t_{PD}$	Control Signals Stable to Power-Down	150		ns
$t_{REC}$	Power-Up to Operation		150	ns
$t_{RR}$	Power-Up Ramp Rate (0-5V)	150		$\mu$ s

## Packaging Information

Package	Type	Dimensions in Inches (Millimeters)			
		FM 1408/1608 28-Pin			
		A	B	C	D
Ceramic DIP	D	1.400 (35.5)	0.595 (15.11)	0.600 (15.24)	0.100 (2.54)
Ceramic Skinny DIP	DS	1.400 (35.5)	0.295 (7.49)	0.300 (7.62)	0.100 (2.54)
Plastic DIP	P	1.450 (36.83)	0.540 (13.72)	0.600 (15.24)	0.150 (3.81)
Plastic Skinny DIP	PS	1.350 (34.29)	0.280 (7.11)	0.300 (7.62)	0.130 (3.30)
Plastic SOP	S	0.711 (18.06)	0.300 (7.62)	0.416 (10.57)	0.094 (2.34)
		0.701 (17.81)	0.287 (7.29)	0.398 (10.11)	0.090 (2.29)



## Ordering Information



Ramtron International Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Ramtron product. Nor does it convey or imply any license under patent or other rights.

FRAM is a registered trademark of Ramtron International Corporation. © Copyright 1992 Ramtron International Corporation.