SPANSION[™] Flash Memory

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





FLASH MEMORY

CMOS

16M (2M imes 8/1M imes 16) BIT

MBM29F160TE70/90 MBM29F160BE70/90

DESCRIPTION

The MBM29F160TE/BE is a 16M-bit, 5.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29F160TE/BE is offered in a 48-pin TSOP (1) package. The device is designed to be programmed in-system with the standard system 5.0 V V_{CC} supply. 12.0 V V_{PP} is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.


The standard MBM29F160TE/BE offers access times of 55 ns, 70 ns and 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (\overline{CE}), write enable (\overline{WE}) and output enable (\overline{OE}) controls.

The MBM29F160TE/BE is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

PRODUCT LINE UP

Part No.	MBM29F160TE/BE						
Fait NO.	70	90					
Power Supply Voltage (V)	Vcc = 5.0 V ± 10 %						
Max Address Access Time (ns)	70	90					
Max CE Access Time (ns)	70	90					
Max OE Access Time (ns)	30	40					

PACKAGES



(Continued)

The MBM29F160TE/BE is programmed by executing the program command sequence. This will invoke the Embedded Program[™] Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase[™] Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29F160TE/BE is erased when shipped from the factory. The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low Vcc detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

The MBM29F160TE/BE also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.


Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29F160TE/BE memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

*: Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.

FEATURES

- 0.23 μm Process Technology
- Single 5.0 V read, program and erase Minimizes system level power requirements
- Compatible with JEDEC-standard commands Uses same software commands as E²PROMs Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP (1) (Package suffix: TN-Normal Bend Type, TR-Reversed Bend Type)
- Minimum 100,000 program/erase cycles
- High performance
 55 ns maximum access time
- Sector erase architecture
 One 8K word, two 4K words, one 16K word, and thirty-one 32K words sectors in word mode
 One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors in byte mode
 Any combination of sectors can be concurrently erased. Also supports full chip erase
- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Embedded Erase[™]* Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded Program[™] Algorithms Automatically programs and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion
- Low Vcc write inhibit ≤ 4.2 V
- Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device
- Hardware RESET pin
 Resets internal state machine to the read mode
- Sector protection Hardware method disables any combination of sectors from program or erase operations
- Temporary sector unprotection
 Temporary sector unprotection via the RESET pin
- In accordance with CFI (Common Elash Memory Interface)
- WP Input pin (Hardware Protect) At V_{IL}, allows protection of boot sectors, regardless of sector protection/unprotection status At V_{IH}, allows removal of boot sector protection At open, allows removal of boot sector protection (MBM29F160TE/BE)
- * : Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.


■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS

Pin name	Function
A19 to A0, A-1	Address Inputs
DQ15 to DQ0	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/ Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
WP	Hardware Write Protection
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

■ LOGIC SYMBOL



BLOCK DIAGRAM



DEVICE BUS OPERATIONS

MBM29F160TE/BE User Bus Operation (BYTE = V⊪)

Operation	CE	ŌĒ	WE	A٥	A 1	A ₆	A۹	DQ15 to DQ0	RESET	WP
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	Vid	Code	Н	Х
Auto-Select Device Code *1	L	L	Н	Н	L	L	Vid	Code	Н	Х
Read *3	L	L	Н	A ₀	A 1	A ₆	A9	Dout	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	High-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	High-Z	Н	Х
Write (Program/Erase)	L	Н	L	A ₀	A 1	A ₆	A9	Din	Н	Х
Enable Sector Protection *2, *4	L	Vid	Л	L	Н	L	Vid	Х	Н	Х
Verify Sector Protection *2, *4	L	L	н	L	Н	L	Vid	Code	Н	Х
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Vid	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L	Х
Boot Block Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

MBM29F160TE/BE User Bus Operation (BYTE = VIL)

Operation	CE	OE	WE	DQ ₁₅ /A-1	A ₀	A 1	A ₆	A۹	DQ7 to DQ0	RESET	WP
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	L	Vid	Code	Н	Х
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	Vid	Code	Н	Х
Read * ³	L	L	Н	A -1	A ₀	A 1	A ₆	A9	Dout	Н	Х
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н	Х
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н	Х
Write (Program/Erase)	L	Н	L	A-1	A ₀	A ₁	A ₆	A9	Din	Н	Х
Enable Sector Protection *2, *4	L	Vid	ЪГ	L	L	Н	L	Vid	Х	Н	Х
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	Vid	Code	Н	Х
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Vid	Х
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	L	Х
Boot Block Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}. ¬_ = pulse input. See "■DC CHARACTERISTICS" for voltage levels.

*1: Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29F160TE/BE Standard Command Definitions Table".

*2: Refer to "7. Sector Protection" in ■FUNCTIONAL DESCRIPTION.

*3: \overline{WE} can be V_{IL} if \overline{OE} is V_{IL}, \overline{OE} at V_{IH} initiates the write operations.

*4: Vcc = $5.0 \text{ V} \pm 10 \%$

Commanc Sequence * ^{1,}		Bus Write Cycles	First Bus Write Cycle			Second Bus Write Cycle		Bus Cycle	Fourth Read/ Cyc	Write			Sixth Bus Write Cycle	
-		Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset *6	Word /Byte	1	XXXh	F0h	RA	RD	_	_	_	_	_	_	_	—
Read/Reset *6	Word	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD				
Reau/Reset	Byte	5	AAAh		555h	5511	AAAh	FUN	n A	ND		_	_	
Autoselect	Word	3	555h	AAh	2AAh	55h	555h	90h						
Autoselect	Byte	5	AAAh		555h	5511	AAAh					_	_	_
Byte/Word	Word	4	555h	AAh	2AAh		555h	A0h	PA	PD			_	
Program *3, 4	Byte	4	AAAh	AAN	555h	55h	AAAh	AUN	FA	FD				_
Chip Eroco	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Chip Erase	Byte	Ö	AAAh	AAN	555h	550	AAAh	0011	AAAh	AAN	555h	550	AAh	TUN
Sector Erase *3	Word	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Secior Erase	Byte	0	AAAh 555h AAAh AAAh AAAh 555h 3A 30h							3011				
Sector Erase Suspend	Word /Byte	1	Erase can be suspended during sector erase with addr. ("H" or "L"). Data (B0h)											
Sector Erase Resume	Word /Byte	1	Erase can be resumed after suspend with addr. ("H" or "L"). Data (30h)											

MBM29F160TE/BE Standard Command Definitions Table

*1 : Address bits A₁₉ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

- *2 : Bus operations are defined in "MBM29F160TE/BE User Bus Operation Tables ($\overline{\text{BYTE}} = V_{\mathbb{H}}$ and $\overline{\text{BYTE}} = V_{\mathbb{L}}$)".
- *3 : RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
 - SA = Address of the sector to be erased. The combination of A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂ will uniquely select any sector.
- *4 : RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- *5 : The system should generate the following address patterns:
 - Word Mode: 555h or 2AAh to addresses A10 to A0
 - Byte Mode: AAAh or 555h to addresses A_{10} to A_{-1}
- *6 : Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- Note : The command combinations not described in "MBM29F160TE/BE Standard Command Definitions Table" and "MBM29F160TE/BE Extended Command Definitions Table" are illegal.

Command Sequence		Bus Write Cycles		Bus Cycle	Secon Write	id Bus Cycle	Third Write		Fourth Bus Read Cycle	
		Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Set to Fast	Word	3	555h	AAh	2AAh	55b	555h	20h		
Mode	Byte	5	3 AAAh 555h 55h		AAAh	2011	_	_		
Fast Program *1	Word	2	XXXh A0h		PA	PD				
Fast Flogram	Byte	2	XXXh	AUII	FA	FD	_	_	_	—
Reset from Fast	Word	2	XXXh	90h	XXXh	F0h *3				
Mode *1	Byte		XXXh	9011	XXXh		_	_	_	_
Query	Word	2	55h	98h						
Command *2	Byte		AAh	9011				_		—

MBM29F160TE/BE Extended Command Definitions

SPA : Sector Address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.

SD : Sector protection verify data. Output 01h at protected sector addresses and output 00h at unprotected sector addresses.

*1: This command is valid while fast mode.

*2: Addresses from system set to A6 to A0. The other addresses are "Don't Care".

*3: The data "00h" is also acceptable.

	Туре		A19 to A12	A ₆	A 1	A	A -1*1	Code (HEX)		
Manufacture's	Code	Х	VIL	VIL	VIL	VIL	04h			
	MBM29F160TE	Byte	х	VIL	VIL	Vін	Vil	D2h		
Device Code	NIDIVIZ9F 1001E	Word	^	VIL	VIL	VIH	Х	22D2h		
Device Code	MBM29F160BE Byte		х	VIL	VIL	Vін	VIL	D8h		
	WDW29F100BE	^	VIL	VIL	VIH	Х	22D8h			
Sector Protect	ion	Sector Addresses	VIL	Vін	VIL	Vı∟	01h*2			

MBM29F160TE/BE Sector Protection Verify Autoselect Code

*1 : A-1 is for Byte mode. At Byte mode, DQ14 to DQ8 are High-Z and DQ15 is A-1, the lowest address.

*2 : Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

					EXI	enaed		oseie		ae la	idie								
Туре			Code	DQ 15	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ 10	DQ9	DQ8	DQ7	DQ ₆	DQ₅	DQ₄	DQ₃	DQ ₂	DQ₁	DQ₀
Manufacture's Code			04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
MBM29F160 (B)		(B)*	D2h	A-1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	1	1	0	1	0	0	1	0
Device TE (W)		(W)	22D2h	0	0	1	0	0	0	1	0	1	1	0	1	0	0	1	0
Code MBM29F160 (B)		(B)*	D8h	A-1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	1	1	0	0	1	0	0	0
BE (W)		(W)	22D8h	0	0	1	0	0	0	1	0	1	1	0	0	1	0	0	0
Sector Protection			01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Extended Autoselect Code Table

(B): Byte mode, (W): Word mode Hi-Z: High-Z

*: At Byte mode, DQ_{14} to DQ_8 are High-Z and DQ_{15} is A-1, the lowest address.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 8K word, two 4K words, one 16K word and thirty-one 32K words sectors in word mode.
- One 16K byte, two 8K bytes, one 32K byte and thirty-one 64K bytes sectors in byte mode.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA2	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA3	0	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA4	0	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA5	0	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA6	0	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA7	0	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA8	0	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA9	0	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA10	0	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA11	0	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA12	0	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA13	0	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA14	0	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA15	0	1	1	1	1	Х	Х	Х	F0000h to FFFFFh	78000h to 7FFFFh
SA16	1	0	0	0	0	Х	Х	Х	100000h to 10FFFFh	80000h to 87FFFh
SA17	1	0	0	0	1	Х	Х	Х	110000h to 11FFFFh	88000h to 8FFFFh
SA18	1	0	0	1	0	Х	Х	Х	120000h to 12FFFFh	90000h to 97FFFh
SA19	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh	98000h to 9FFFFh
SA20	1	0	1	0	0	Х	Х	Х	140000h to 14FFFFh	A0000h to A7FFFh
SA21	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh	A8000h to AFFFFh
SA22	1	0	1	1	0	Х	Х	Х	160000h to 16FFFFh	B0000h to B7FFFh
SA23	1	0	1	1	1	Х	Х	Х	170000h to 17FFFFh	B8000h to BFFFFh
SA24	1	1	0	0	0	Х	Х	Х	180000h to 18FFFFh	C0000h to C7FFFh
SA25	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh	C8000h to CFFFFh
SA26	1	1	0	1	0	Х	Х	Х	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA27	1	1	0	1	1	Х	Х	Х	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA28	1	1	1	0	0	Х	Х	Х	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA29	1	1	1	0	1	Х	Х	Х	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA30	1	1	1	1	0	Х	Х	Х	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA31	1	1	1	1	1	0	Х	Х	1F0000h to 1F7FFFh	F8000h to FBFFFh
SA32	1	1	1	1	1	1	0	0	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA33	1	1	1	1	1	1	0	1	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA34	1	1	1	1	1	1	1	Х	1FC000h to 1FFFFFh	FE000h to FFFFFh

Sector Address Table (MBM29F160TE)

Sector Address	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	(× 8) Address Range	(× 16) Address Range
SA0	0	0	0	0	0	0	0	Х	00000h to 03FFFh	00000h to 01FFFh
SA1	0	0	0	0	0	0	1	0	04000h to 05FFFh	02000h to 02FFFh
SA2	0	0	0	0	0	0	1	1	06000h to 07FFFh	03000h to 03FFFh
SA3	0	0	0	0	0	1	0	Х	08000h to 0FFFFh	04000h to 07FFFh
SA4	0	0	0	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA5	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA6	0	0	0	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh
SA7	0	0	1	0	0	Х	Х	Х	40000h to 4FFFFh	20000h to 27FFFh
SA8	0	0	1	0	1	Х	Х	Х	50000h to 5FFFFh	28000h to 2FFFFh
SA9	0	0	1	1	0	Х	Х	Х	60000h to 6FFFFh	30000h to 37FFFh
SA10	0	0	1	1	1	Х	Х	Х	70000h to 7FFFFh	38000h to 3FFFFh
SA11	0	1	0	0	0	Х	Х	Х	80000h to 8FFFFh	40000h to 47FFFh
SA12	0	1	0	0	1	Х	Х	Х	90000h to 9FFFFh	48000h to 4FFFFh
SA13	0	1	0	1	0	Х	Х	Х	A0000h to AFFFFh	50000h to 57FFFh
SA14	0	1	0	1	1	Х	Х	Х	B0000h to BFFFFh	58000h to 5FFFFh
SA15	0	1	1	0	0	Х	Х	Х	C0000h to CFFFFh	60000h to 67FFFh
SA16	0	1	1	0	1	Х	Х	Х	D0000h to DFFFFh	68000h to 6FFFFh
SA17	0	1	1	1	0	Х	Х	Х	E0000h to EFFFFh	70000h to 77FFFh
SA18	0	1	1	1	1	Х	Х	Х	F0000h to FFFFFh	78000h to 7FFFFh
SA19	1	0	0	0	0	Х	Х	Х	100000h to 1FFFFh	80000h to 87FFFh
SA20	1	0	0	0	1	Х	Х	Х	110000h to 11FFFFh	88000h to 8FFFFh
SA21	1	0	0	1	0	Х	Х	Х	120000h to 12FFFFh	90000h to 97FFFh
SA22	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh	98000h to 9FFFFh
SA23	1	0	1	0	0	Х	Х	Х	140000h to 14FFFFh	A0000h to A7FFFh
SA24	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh	A8000h to 8FFFFh
SA25	1	0	1	1	0	Х	Х	Х	160000h to 16FFFFh	B0000h to B7FFFh
SA26	1	0	1	1	1	Х	Х	Х	170000h to 17FFFFh	B8000h to BFFFFh
SA27	1	1	0	0	0	Х	Х	Х	180000h to 18FFFFh	C0000h to C7FFFh
SA28	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh	C8000h to CFFFFh
SA29	1	1	0	1	0	Х	Х	Х	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA30	1	1	0	1	1	Х	Х	Х	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA31	1	1	1	0	0	Х	Х	Х	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA32	1	1	1	0	1	Х	Х	Х	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA33	1	1	1	1	0	Х	Х	Х	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA34	1	1	1	1	1	Х	Х	Х	1F0000h to 1FFFFh	F8000h to FFFFFh

Sector Address Table (MBM29F160BE)

Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA0	64 Kbytes or 32 Kwords	00000h to 0FFFFh	00000h to 07FFFh
SA1	64 Kbytes or 32 Kwords	10000h to 1FFFFh	08000h to 0FFFFh
SA2	64 Kbytes or 32 Kwords	20000h to 2FFFFh	10000h to 17FFFh
SA3	64 Kbytes or 32 Kwords	30000h to 3FFFFh	18000h to 1FFFFh
SA4	64 Kbytes or 32 Kwords	40000h to 4FFFFh	20000h to 27FFFh
SA5	64 Kbytes or 32 Kwords	50000h to 5FFFFh	28000h to 2FFFFh
SA6	64 Kbytes or 32 Kwords	60000h to 6FFFFh	30000h to 37FFFh
SA7	64 Kbytes or 32 Kwords	70000h to 7FFFFh	38000h to 3FFFFh
SA8	64 Kbytes or 32 Kwords	80000h to 8FFFFh	40000h to 47FFFh
SA9	64 Kbytes or 32 Kwords	90000h to 9FFFFh	48000h to 4FFFFh
SA10	64 Kbytes or 32 Kwords	A0000h to AFFFFh	50000h to 57FFFh
SA11	64 Kbytes or 32 Kwords	B0000h to BFFFFh	58000h to 5FFFFh
SA12	64 Kbytes or 32 Kwords	C0000h to CFFFFh	60000h to 67FFFh
SA13	64 Kbytes or 32 Kwords	D0000h to DFFFFh	68000h to 6FFFFh
SA14	64 Kbytes or 32 Kwords	E0000h to EFFFFh	70000h to 77FFFh
SA15	64 Kbytes or 32 Kwords	F0000h to FFFFFh	78000h to 7FFFFh
SA16	64 Kbytes or 32 Kwords	100000h to 10FFFFh	80000h to 87FFFh
SA17	64 Kbytes or 32 Kwords	110000h to 11FFFFh	88000h to 8FFFFh
SA18	64 Kbytes or 32 Kwords	120000h to 12FFFFh	90000h to 97FFFh
SA19	64 Kbytes or 32 Kwords	130000h to 13FFFFh	98000h to 9FFFFh
SA20	64 Kbytes or 32 Kwords	140000h to 14FFFFh	A0000h to A7FFFh
SA21	64 Kbytes or 32 Kwords	150000h to 15FFFFh	A8000h to AFFFFh
SA22	64 Kbytes or 32 Kwords	160000h to 16FFFFh	B0000h to B7FFFh
SA23	64 Kbytes or 32 Kwords	170000h to 17FFFFh	B8000h to BFFFFh
SA24	64 Kbytes or 32 Kwords	180000h to 18FFFFh	C0000h to C7FFFh
SA25	64 Kbytes or 32 Kwords	190000h to 19FFFFh	C8000h to CFFFFh
SA26	64 Kbytes or 32 Kwords	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA27	64 Kbytes or 32 Kwords	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA28	64 Kbytes or 32 Kwords	1C0000h to 1CFFFFh	E0000h to E7FFFh
SA29	64 Kbytes or 32 Kwords	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA30	64 Kbytes or 32 Kwords	1E0000h to 1EFFFFh	F0000h to F7FFFh
SA31	32 Kbytes or 16 Kwords	1F0000h to 1F7FFFh	F8000h to FBFFFh
SA32	8 Kbytes or 4 Kwords	1F8000h to 1F9FFFh	FC000h to FCFFFh
SA33	8 Kbytes or 4 Kwords	1FA000h to 1FBFFFh	FD000h to FDFFFh
SA34	16 Kbytes or 8 Kwords	1FC000h to 1FFFFFh	FE000h to FFFFFh

MBM29F160TE Top Boot Sector Architecture

SA0 16 Kbytes or 8 Kwords 00000h to 03FFFh 00000h to 01FFFh SA1 8 Kbytes or 4 Kwords 04000h to 05FFFh 02000h to 02FFFh SA2 8 Kbytes or 4 Kwords 06000h to 07FFFh 03000h to 03FFFh SA3 32 Kbytes or 16 Kwords 08000h to 07FFFh 04000h to 07FFFh SA4 64 Kbytes or 32 Kwords 10000h to 1FFFFh 04000h to 07FFFh SA4 64 Kbytes or 32 Kwords 20000h to 2FFFFh 18000h to 17FFFh SA6 64 Kbytes or 32 Kwords 30000h to 5FFFFh 28000h to 2FFFFh SA8 64 Kbytes or 32 Kwords 50000h to 5FFFFh 28000h to 2FFFFh SA9 64 Kbytes or 32 Kwords 60000h to 5FFFFh 28000h to 2FFFFh SA10 64 Kbytes or 32 Kwords 80000h to 8FFFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 48000h to 7FFFh SA12 64 Kbytes or 32 Kwords 80000h to 8FFFFh 5000h to 5FFFh SA14 64 Kbytes or 32 Kwords 80000h to 8FFFFh 5000h to 5FFFh SA14 64 Kbytes or 32 Kwords 80000h to 8FFFFh 5000h to	Sector	Sector Size	(× 8) Address Range	(× 16) Address Range
SA2 8 Kbytes or 4 Kwords 06000h to 07FFFh 03000h to 03FFFh SA3 32 Kbytes or 16 Kwords 08000h to 0FFFFh 04000h to 07FFFh SA4 64 Kbytes or 32 Kwords 10000h to 1FFFFh 08000h to 0FFFFh SA5 64 Kbytes or 32 Kwords 20000h to 2FFFFh 10000h to 17FFFh SA6 64 Kbytes or 32 Kwords 30000h to 3FFFFh 18000h to 17FFFh SA7 64 Kbytes or 32 Kwords 50000h to 5FFFFh 28000h to 2FFFh SA8 64 Kbytes or 32 Kwords 60000h to 6FFFFh 28000h to 2FFFh SA10 64 Kbytes or 32 Kwords 60000h to 6FFFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to FFFFh 38000h to 3FFFFh SA12 64 Kbytes or 32 Kwords 80000h to FFFFh 48000h to 4FFFFh SA14 64 Kbytes or 32 Kwords 80000h to FFFFh 58000h to 5FFFFh SA14 64 Kbytes or 32 Kwords B0000h to FFFFh 58000h to 6FFFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000	SA0	16 Kbytes or 8 Kwords	00000h to 03FFFh	00000h to 01FFFh
SA3 32 Kbytes or 16 Kwords 08000h to 0FFFFh 04000h to 07FFFh SA4 64 Kbytes or 32 Kwords 10000h to 1FFFFh 08000h to 0FFFFh SA5 64 Kbytes or 32 Kwords 20000h to 2FFFFh 10000h to 17FFFh SA6 64 Kbytes or 32 Kwords 30000h to 3FFFFh 18000h to 17FFFh SA7 64 Kbytes or 32 Kwords 50000h to 4FFFFh 28000h to 2FFFFh SA8 64 Kbytes or 32 Kwords 50000h to 6FFFFh 28000h to 3FFFFh SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 38000h to 3FFFFh SA10 64 Kbytes or 32 Kwords 80000h to 8FFFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 48000h to 4FFFFh SA12 64 Kbytes or 32 Kwords 80000h to FFFFh 48000h to 5FFFh SA14 64 Kbytes or 32 Kwords B0000h to FFFFh 58000h to 5FFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA14 64 Kbytes or 32 Kwords D0000h to FFFFh 68000h to 6FFFFh SA14 64 Kbytes or 32 Kwords 100000h to 10FFFFh	SA1	8 Kbytes or 4 Kwords	04000h to 05FFFh	02000h to 02FFFh
SA4 64 Kbytes or 32 Kwords 10000h to 1FFFFh 08000h to 0FFFFh SA5 64 Kbytes or 32 Kwords 20000h to 2FFFFh 10000h to 17FFFh SA6 64 Kbytes or 32 Kwords 30000h to 3FFFFh 18000h to 1FFFFh SA7 64 Kbytes or 32 Kwords 40000h to 4FFFFh 20000h to 2FFFFh SA8 64 Kbytes or 32 Kwords 50000h to 5FFFFh 28000h to 2FFFFh SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 38000h to 3FFFFh SA10 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 4FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 4FFFFh SA12 64 Kbytes or 32 Kwords 90000h to 8FFFFh 48000h to 4FFFFh SA14 64 Kbytes or 32 Kwords B0000h to 8FFFFh 58000h to 5FFFFh SA14 64 Kbytes or 32 Kwords D0000h to 0FFFFh 68000h to 7FFFh SA16 64 Kbytes or 32 Kwords D0000h to 0FFFFh 68000h to 7FFFh SA14 64 Kbytes or 32 Kwords D0000h to 0FFFFh 78000h to 7FFFFh SA16 64 Kbytes or 32 Kwords 100000h to 10FFFFh	SA2	8 Kbytes or 4 Kwords	06000h to 07FFFh	03000h to 03FFFh
SA5 64 Kbytes or 32 Kwords 20000h to 2FFFFh 10000h to 17FFFh SA6 64 Kbytes or 32 Kwords 30000h to 3FFFFh 18000h to 1FFFFh SA7 64 Kbytes or 32 Kwords 40000h to 4FFFFh 20000h to 27FFFh SA8 64 Kbytes or 32 Kwords 50000h to 5FFFFh 28000h to 2FFFFh SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 30000h to 37FFFh SA10 64 Kbytes or 32 Kwords 70000h to 7FFFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 4FFFFh SA13 64 Kbytes or 32 Kwords B0000h to 8FFFFh 58000h to 5FFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA15 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA14 64 Kbytes or 32 Kwords D0000h to 10FFFFh 70000h to 7FFFh SA15 64 Kbytes or 32 Kwords 10000h to 10FFFFh	SA3	32 Kbytes or 16 Kwords	08000h to 0FFFFh	04000h to 07FFFh
SA6 64 Kbytes or 32 Kwords 30000h to 3FFFFh 18000h to 1FFFFh SA7 64 Kbytes or 32 Kwords 40000h to 4FFFFh 2000h to 27FFFh SA8 64 Kbytes or 32 Kwords 50000h to 5FFFh 28000h to 27FFFh SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 30000h to 37FFFh SA10 64 Kbytes or 32 Kwords 70000h to 7FFFFh 38000h to 37FFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 47FFFh SA13 64 Kbytes or 32 Kwords 90000h to 8FFFFh 50000h to 57FFFh SA14 64 Kbytes or 32 Kwords B0000h to 8FFFFh 58000h to 57FFFh SA14 64 Kbytes or 32 Kwords D0000h to DFFFFh 60000h to 67FFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 60000h to 7FFFh SA16 64 Kbytes or 32 Kwords 10000h to 10FFFFh 78000h to 7FFFh SA16 64 Kbytes or 32 Kwords 10000h to 10FFFFh 80000h to 87FFFh SA20 64 Kbytes or 32 Kwords 10000h to 10FFFFh	SA4	64 Kbytes or 32 Kwords	10000h to 1FFFFh	08000h to 0FFFFh
SA764 Kbytes or 32 Kwords40000h to 4FFFFh20000h to 27FFFhSA864 Kbytes or 32 Kwords50000h to 5FFFh28000h to 2FFFhSA964 Kbytes or 32 Kwords60000h to 6FFFh30000h to 37FFFhSA1064 Kbytes or 32 Kwords70000h to 7FFFh38000h to 3FFFhSA1164 Kbytes or 32 Kwords80000h to 8FFFh40000h to 47FFFhSA1264 Kbytes or 32 Kwords90000h to 9FFFh48000h to 4FFFFhSA1364 Kbytes or 32 KwordsA0000h to AFFFFh50000h to 57FFFhSA1464 Kbytes or 32 KwordsB0000h to BFFFh58000h to 57FFFhSA1564 Kbytes or 32 KwordsC0000h to CFFFh60000h to 67FFFhSA1664 Kbytes or 32 KwordsD0000h to DFFFFh60000h to 67FFFhSA1664 Kbytes or 32 KwordsE0000h to EFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh8000h to 87FFFhSA1964 Kbytes or 32 Kwords110000h to 11FFFFh8000h to 87FFFhSA2064 Kbytes or 32 Kwords120000h to 12FFFFh90000h to 97FFFhSA2164 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 87FFFhSA2264 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to 77FFFhSA2364 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to 7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to 87FFFhSA2664 Kbytes or 32 Kwords160000h to 18FFFFhB8000h to 87FFFhSA2664 Kbytes or 32 Kwords160000h to 17FFFFhB8000	SA5	64 Kbytes or 32 Kwords	20000h to 2FFFFh	10000h to 17FFFh
SA8 64 Kbytes or 32 Kwords 50000h to 5FFFFh 28000h to 2FFFFh SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 30000h to 37FFFh SA10 64 Kbytes or 32 Kwords 70000h to 7FFFFh 38000h to 37FFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 4FFFFh SA13 64 Kbytes or 32 Kwords A0000h to AFFFFh 50000h to 57FFFh SA14 64 Kbytes or 32 Kwords B0000h to BFFFFh 58000h to 5FFFFh SA15 64 Kbytes or 32 Kwords C0000h to CFFFFh 68000h to 6FFFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 6FFFFh SA16 64 Kbytes or 32 Kwords E0000h to EFFFFh 7000h to 7FFFh SA18 64 Kbytes or 32 Kwords 100000h to 10FFFFh 8800h to 8FFFFh SA19 64 Kbytes or 32 Kwords 100000h to 11FFFFh 8800h to 8FFFFh SA20 64 Kbytes or 32 Kwords 120000h to 12FFFFh 8800h to 8FFFFh SA21 64 Kbytes or 32 Kwords 120000h to 14FFFFh	SA6	64 Kbytes or 32 Kwords	30000h to 3FFFFh	18000h to 1FFFFh
SA9 64 Kbytes or 32 Kwords 60000h to 6FFFFh 30000h to 37FFFh SA10 64 Kbytes or 32 Kwords 70000h to 7FFFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 47FFFh SA13 64 Kbytes or 32 Kwords A0000h to AFFFFh 50000h to 57FFFh SA14 64 Kbytes or 32 Kwords B0000h to BFFFFh 58000h to 57FFFh SA15 64 Kbytes or 32 Kwords C0000h to CFFFFh 60000h to 67FFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 67FFFh SA16 64 Kbytes or 32 Kwords E0000h to EFFFFh 70000h to 77FFFh SA18 64 Kbytes or 32 Kwords 10000h to 10FFFFh 78000h to 77FFFh SA19 64 Kbytes or 32 Kwords 10000h to 11FFFFh 8000h to 87FFFh SA20 64 Kbytes or 32 Kwords 12000h to 12FFFFh 8000h to 87FFFh SA21 64 Kbytes or 32 Kwords 13000h to 13FFFFh 9800h to 87FFFh SA22 64 Kbytes or 32 Kwords 14000h to 14FFFFh	SA7	64 Kbytes or 32 Kwords	40000h to 4FFFFh	20000h to 27FFFh
SA10 64 Kbytes or 32 Kwords 70000h to 7FFFh 38000h to 3FFFFh SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 4FFFFh SA13 64 Kbytes or 32 Kwords 90000h to AFFFFh 50000h to 57FFFh SA14 64 Kbytes or 32 Kwords B0000h to BFFFFh 58000h to 5FFFFh SA15 64 Kbytes or 32 Kwords C0000h to CFFFFh 60000h to 67FFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 67FFFh SA16 64 Kbytes or 32 Kwords E0000h to EFFFFh 70000h to 77FFFh SA18 64 Kbytes or 32 Kwords E0000h to EFFFFh 78000h to 7FFFFh SA18 64 Kbytes or 32 Kwords 100000h to 10FFFFh 88000h to 87FFFh SA20 64 Kbytes or 32 Kwords 110000h to 11FFFFh 88000h to 97FFFh SA22 64 Kbytes or 32 Kwords 120000h to 12FFFFh 98000h to AFFFFh SA23 64 Kbytes or 32 Kwords 130000h to 13FFFFh 98000h to AFFFFh SA24 64 Kbytes or 32 Kwords 140000h to 14FFFF	SA8	64 Kbytes or 32 Kwords	50000h to 5FFFFh	28000h to 2FFFFh
SA11 64 Kbytes or 32 Kwords 80000h to 8FFFFh 40000h to 47FFFh SA12 64 Kbytes or 32 Kwords 90000h to 9FFFFh 48000h to 4FFFFh SA13 64 Kbytes or 32 Kwords A0000h to AFFFFh 50000h to 57FFFh SA14 64 Kbytes or 32 Kwords B0000h to AFFFFh 58000h to 57FFFh SA15 64 Kbytes or 32 Kwords C0000h to CFFFFh 60000h to 67FFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 67FFFh SA16 64 Kbytes or 32 Kwords D0000h to DFFFFh 68000h to 67FFFh SA17 64 Kbytes or 32 Kwords E0000h to EFFFFh 70000h to 77FFFh SA18 64 Kbytes or 32 Kwords 10000h to 10FFFFh 78000h to 77FFFh SA19 64 Kbytes or 32 Kwords 110000h to 11FFFFh 80000h to 87FFFh SA20 64 Kbytes or 32 Kwords 120000h to 12FFFFh 90000h to 77FFFh SA22 64 Kbytes or 32 Kwords 130000h to 13FFFFh 98000h to 7FFFh SA23 64 Kbytes or 32 Kwords 140000h to 14FFFFh A0000h to A7FFFh SA24 64 Kbytes or 32 Kwords 150000h to 15FFF	SA9	64 Kbytes or 32 Kwords	60000h to 6FFFFh	30000h to 37FFFh
SA1264 Kbytes or 32 Kwords90000h to 9FFFh48000h to 4FFFFhSA1364 Kbytes or 32 KwordsA0000h to AFFFFh50000h to 57FFFhSA1464 Kbytes or 32 KwordsB0000h to BFFFh60000h to 57FFFhSA1564 Kbytes or 32 KwordsC0000h to CFFFh60000h to 67FFhSA1664 Kbytes or 32 KwordsD0000h to DFFFh68000h to 67FFFhSA1764 Kbytes or 32 KwordsE0000h to EFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 77FFFhSA1864 Kbytes or 32 Kwords10000h to 10FFFFh88000h to 87FFFhSA1964 Kbytes or 32 Kwords110000h to 10FFFFh88000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh98000h to 97FFFhSA2164 Kbytes or 32 Kwords13000h to 13FFFFh98000h to 97FFFhSA2264 Kbytes or 32 Kwords14000h to 15FFFhA0000h to A7FFFhSA2364 Kbytes or 32 Kwords15000h to 15FFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords17000h to 17FFFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords18000h to 18FFFFhC0000h to CFFFFhSA2864 Kbytes or 32 Kwords19000h to 18FFFFhC8000h to CFFFFhSA2864 Kbytes or 32 Kwords18000h to 18FFFFhC8000h to CFFFFhSA2864 Kbytes or 32 Kwords19000h to 18FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords18000h to 18FFFFhC8000h to CFFFFhSA3064 Kbytes or 32 Kwords18000h to 18FFFFh <t< td=""><td>SA10</td><td>64 Kbytes or 32 Kwords</td><td>70000h to 7FFFFh</td><td>38000h to 3FFFFh</td></t<>	SA10	64 Kbytes or 32 Kwords	70000h to 7FFFFh	38000h to 3FFFFh
SA1364 Kbytes or 32 KwordsA0000h to AFFFFh50000h to 57FFFhSA1464 Kbytes or 32 KwordsB0000h to BFFFFh58000h to 5FFFFhSA1564 Kbytes or 32 KwordsC0000h to CFFFFh60000h to 67FFFhSA1664 Kbytes or 32 KwordsD0000h to DFFFFh68000h to 67FFFhSA1764 Kbytes or 32 KwordsE0000h to EFFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 7FFFhSA1964 Kbytes or 32 Kwords10000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh80000h to 87FFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 97FFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 15FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhD0000h to C7FFFhSA2964 Kbytes or 32 Kwords180000h to 18FFFFhD0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 18FFFFhD0000h to C7FFFhSA3064 Kbytes or 32 Kwords10000h to 18FFFFhD0000h to D7FFFhSA3164 Kbytes or 32 Kwords10000h	SA11	64 Kbytes or 32 Kwords	80000h to 8FFFFh	40000h to 47FFFh
SA1464 Kbytes or 32 KwordsB0000h to BFFFFh58000h to 5FFFFhSA1564 Kbytes or 32 KwordsC0000h to CFFFFh60000h to 67FFFhSA1664 Kbytes or 32 KwordsD0000h to DFFFFh68000h to 67FFFhSA1764 Kbytes or 32 KwordsE0000h to EFFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 7FFFFhSA1964 Kbytes or 32 Kwords100000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 87FFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 97FFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 18FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords180000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords180000h to 18FFFFhD0000h to D7FFFhSA3164 Kbytes or 32 Kwords10000h to 18FFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords10000h to 16FFFFhE8000h to EFFFFhSA3164 Kbytes or 32 Kwords10000	SA12	64 Kbytes or 32 Kwords	90000h to 9FFFFh	48000h to 4FFFFh
SA1564 Kbytes or 32 KwordsC0000h to CFFFFh60000h to 67FFFhSA1664 Kbytes or 32 KwordsD0000h to DFFFh68000h to 6FFFFhSA1764 Kbytes or 32 KwordsE0000h to EFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 7FFFhSA1964 Kbytes or 32 Kwords100000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 87FFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 9FFFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhB0000h to 87FFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to A7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB0000h to 77FFFhSA2864 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords180000h to 18FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords140000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords180000h to 18FFFFhE8000h to FFFFhSA3164 Kbytes or 32 Kwords120000h to 18FFFFhE8000h to E7FFFhSA3164 Kbytes or 32 Kwords120000h to 18FFFFhE8000h to E7FFFhSA3164 Kbytes or 32 Kwords1200	SA13	64 Kbytes or 32 Kwords	A0000h to AFFFFh	50000h to 57FFFh
SA1664 Kbytes or 32 KwordsD0000h to DFFFh68000h to 6FFFhSA1764 Kbytes or 32 KwordsE0000h to EFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 77FFFhSA1964 Kbytes or 32 Kwords10000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 8FFFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 97FFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to CFFFFhSA2664 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to CFFFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1CFFFFhE0000h to E7FFFhSA3164 Kbytes or 32 Kwords1B0000h to 1DFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE0000h to E7FFFhSA3364 Kbytes or 32 Kwords1B0000h to 1CFFFFhE0000h to E7FFFh	SA14	64 Kbytes or 32 Kwords	B0000h to BFFFFh	58000h to 5FFFFh
SA1764 Kbytes or 32 KwordsE0000h to EFFFFh70000h to 77FFFhSA1864 Kbytes or 32 KwordsF0000h to FFFFh78000h to 7FFFhSA1964 Kbytes or 32 Kwords100000h to 10FFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 8FFFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 97FFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFhA8000h to A7FFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFhB0000h to B7FFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to C7FFFhSA2964 Kbytes or 32 Kwords1A0000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1A0000h to 18FFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE8000h to EFFFFhSA3264 Kbytes or 32 Kwords1C0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhFO000h to F7FFFh	SA15	64 Kbytes or 32 Kwords	C0000h to CFFFFh	60000h to 67FFFh
SA1864 Kbytes or 32 KwordsF0000h to FFFFFh78000h to 7FFFFhSA1964 Kbytes or 32 Kwords100000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 87FFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 97FFFhSA2364 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 9FFFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 18FFFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 19FFFFhC8000h to C7FFFhSA2864 Kbytes or 32 Kwords140000h to 18FFFFhC8000h to C7FFFhSA2964 Kbytes or 32 Kwords1A0000h to 18FFFFhD8000h to D7FFFhSA3064 Kbytes or 32 Kwords1A0000h to 18FFFFhD8000h to D7FFFhSA3164 Kbytes or 32 Kwords1C0000h to 1DFFFFhE8000h to E7FFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhF0000h to F7FFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA16	64 Kbytes or 32 Kwords	D0000h to DFFFFh	68000h to 6FFFFh
SA1964 Kbytes or 32 Kwords100000h to 10FFFFh80000h to 87FFFhSA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 8FFFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 9FFFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2664 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1A0000h to 18FFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1B0000h to 18FFFFhE8000h to EFFFFhSA3264 Kbytes or 32 Kwords1C0000h to 1CFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1C0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA17	64 Kbytes or 32 Kwords	E0000h to EFFFFh	70000h to 77FFFh
SA2064 Kbytes or 32 Kwords110000h to 11FFFFh88000h to 8FFFFhSA2164 Kbytes or 32 Kwords120000h to 12FFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 9FFFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to A7FFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1A0000h to 18FFFFhB8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 10FFFFhE8000h to E7FFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhF0000h to F7FFFh	SA18	64 Kbytes or 32 Kwords	F0000h to FFFFFh	78000h to 7FFFFh
SA2164 Kbytes or 32 Kwords120000h to 12FFFh90000h to 97FFFhSA2264 Kbytes or 32 Kwords130000h to 13FFFh98000h to 9FFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1BFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhF0000h to F7FFFh	SA19	64 Kbytes or 32 Kwords	100000h to 10FFFFh	80000h to 87FFFh
SA2264 Kbytes or 32 Kwords130000h to 13FFFFh98000h to 9FFFFhSA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 18FFFFhC0000h to C7FFFhSA2764 Kbytes or 32 Kwords180000h to 19FFFFhC8000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 18FFFFhC8000h to D7FFFhSA2964 Kbytes or 32 Kwords1A0000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 18FFFFhE0000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE8000h to E7FFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhF0000h to F7FFFh	SA20	64 Kbytes or 32 Kwords	110000h to 11FFFFh	88000h to 8FFFFh
SA2364 Kbytes or 32 Kwords140000h to 14FFFFhA0000h to A7FFFhSA2464 Kbytes or 32 Kwords150000h to 15FFFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to C7FFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE8000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to E7FFFhSA3364 Kbytes or 32 Kwords1D0000h to 1DFFFFhF0000h to F7FFFh	SA21	64 Kbytes or 32 Kwords	120000h to 12FFFFh	90000h to 97FFFh
SA2464 Kbytes or 32 Kwords150000h to 15FFFhA8000h to AFFFFhSA2564 Kbytes or 32 Kwords160000h to 16FFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords140000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA22	64 Kbytes or 32 Kwords	130000h to 13FFFFh	98000h to 9FFFFh
SA2564 Kbytes or 32 Kwords160000h to 16FFFFhB0000h to B7FFFhSA2664 Kbytes or 32 Kwords170000h to 17FFFFhB8000h to BFFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 18FFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA23	64 Kbytes or 32 Kwords	140000h to 14FFFFh	A0000h to A7FFFh
SA2664 Kbytes or 32 Kwords170000h to 17FFFhB8000h to BFFFhSA2764 Kbytes or 32 Kwords180000h to 18FFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA24	64 Kbytes or 32 Kwords	150000h to 15FFFFh	A8000h to AFFFFh
SA2764 Kbytes or 32 Kwords180000h to 18FFFFhC0000h to C7FFFhSA2864 Kbytes or 32 Kwords190000h to 19FFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA25	64 Kbytes or 32 Kwords	160000h to 16FFFFh	B0000h to B7FFFh
SA2864 Kbytes or 32 Kwords190000h to 19FFFFhC8000h to CFFFFhSA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA26	64 Kbytes or 32 Kwords	170000h to 17FFFFh	B8000h to BFFFFh
SA2964 Kbytes or 32 Kwords1A0000h to 1AFFFFhD0000h to D7FFFhSA3064 Kbytes or 32 Kwords1B0000h to 1BFFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA27	64 Kbytes or 32 Kwords	180000h to 18FFFFh	C0000h to C7FFFh
SA3064 Kbytes or 32 Kwords1B0000h to 1BFFFhD8000h to DFFFFhSA3164 Kbytes or 32 Kwords1C0000h to 1CFFFhE0000h to E7FFFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFFhE8000h to EFFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFFhF0000h to F7FFFh	SA28	64 Kbytes or 32 Kwords	190000h to 19FFFFh	C8000h to CFFFFh
SA3164 Kbytes or 32 Kwords1C0000h to 1CFFFhE0000h to E7FFhSA3264 Kbytes or 32 Kwords1D0000h to 1DFFFhE8000h to EFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFhF0000h to F7FFFh	SA29	64 Kbytes or 32 Kwords	1A0000h to 1AFFFFh	D0000h to D7FFFh
SA3264 Kbytes or 32 Kwords1D0000h to 1DFFFhE8000h to EFFFhSA3364 Kbytes or 32 Kwords1E0000h to 1EFFFhF0000h to F7FFh	SA30	64 Kbytes or 32 Kwords	1B0000h to 1BFFFFh	D8000h to DFFFFh
SA33 64 Kbytes or 32 Kwords 1E0000h to 1EFFFh F0000h to F7FFh	SA31	64 Kbytes or 32 Kwords	1C0000h to 1CFFFFh	E0000h to E7FFFh
	SA32	64 Kbytes or 32 Kwords	1D0000h to 1DFFFFh	E8000h to EFFFFh
SA34 64 Kbytes or 32 Kwords 1F0000h to 1FFFFh F8000h to FFFFh	SA33	64 Kbytes or 32 Kwords	1E0000h to 1EFFFFh	F0000h to F7FFFh
	SA34	64 Kbytes or 32 Kwords	1F0000h to 1FFFFFh	F8000h to FFFFh

MBM29F160BE Bottom Boot Sector Architecture

Description	A ₆ to A ₀	DQ15 to DQ0	Description	A ₆ to A ₀	DQ15 to DQ0
Query-unique ASCII string "QRY"	10h 11h 12h	0051h 0052h 0059h	Erase Block Region 1 Information	2Dh 2Eh 2Fh 30h	0000h 0000h 0040h 0000h
Primary OEM Command Set 02h: AMD/FJ standard type	13h 14h	0002h 0000h	France Block Bagion 2 Informa	31h 32h	0000h 0000h
Address for Primary Extended Table	15h 16h	0040h 0000h	Erase Block Region 2 Informa- tion	33h 34h	0020h 0000h
Alternate OEM Command Set (00h = not applicable)	17h 18h	0000h 0000h	Erase Block Region 3 Informa-	35h 36h	0000h 0000h
Address for Alternate OEM Extended Table	19h 1Ah	0000h 0000h	tion	37h 38h	0080h 0000h
Vcc Min (write/erase) DQ7 to DQ4 : 1 V, DQ3 to DQ₀ : 100 mV	1Bh	0045h	Erase Block Region 4 Informa- tion	39h 3Ah 3Bh 3Ch	001Eh 0000h 0000h 0001h
Vcc Max (write/erase) DQ7 to DQ4 : 1 V, DQ3 to DQ₀ : 100 mV	1Ch	0055h	Query-unique ASCII string "PRI"	40h 41h 42h	0050h 0052h 0049h
VPP Min voltage	1Dh	0000h	Major version number, ASCII	43h	0031h
VPP Max voltage	1Eh	0000h	Minor version number, ASCII	44h	0031h
Typical timeout per single byte/ word write $2^{N} \mu s$	1Fh	0004h	Address Sensitive Unlock 00h = Required	45h	0000h
Typical timeout for Min size buffer write $2^{\aleph}\mu s$	20h	0000h	Erase Suspend 02h = To Read & Write	46h	0002h
Typical timeout per individual sector erase 2 ^N ms	21h	000Ah	Sector Protect X = Number of sectors in per	47h	0001h
Typical timeout for full chip erase 2 ^N ms	22h	0000h	group Sector Temporary Unprotect	48h	0001h
Max timeout for byte/word write 2^{N} times typical	23h	0005h	01h = Supported Sector Protection Algorithm	49h	0004h
Max timeout for buffer write 2 ^N times typical	24h	0000h	Number of Sector for Bank 2 00h = Not Supported	4Ah	0000h
Max timeout per individual sec- tor erase 2 ^N times typical	25h	0004h	Burst Mode Type 00h = Not Supported	4Bh	0000h
Max timeout for full chip erase 2 ^N times typical	26h	0000h	Page Mode Type 00h = Not Supported	4C	0000h
Device Size = 2 ^N byte	27h	0015h	V _{ACC} Min (Acceleration) Supply 00h = Not Supported	4Dh	0000h
Flash Device Interface description 02h : x8/ x16	28h 29h	0002h 0000h	V _{ACC} Max (Acceleration) Supply 00h = Not Supported	4Eh	0000h
Max number of byte in multi-byte write = 2 [№]	2Ah 2Bh	0000h 0000h	Boot Type 02h = MBM29F160BE 03h = MBM29F160TE	4Fh	00XXh
Number of Erase Block Regions within device	2Ch	0004h			

Common Flash Memory Interface Code Table

FUNCTIONAL DESCRIPTION

1. Read Mode

The MBM29F160TE/BE has two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC} - t_{OE} time.) When reading out a data without changing addresses after power-u, it is necessary to input hardware reset or change \overline{CE} pin from "H" to "L".

2. Standby Mode

There are two ways to implement the standby mode on the MBM29F160TE/BE devices. One is by using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at V_{cc} ± 0.3 V. Under this condition the current consumed is less than 5 µA Max. During Embedded Algorithm operation, V_{cc} Active current (I_{cc2}) is required even $\overline{CE} =$ "H". The device can be read with standard access time (t_{cE}) from either of these standby modes.

When using the RESET pin only, a CMOS standby mode is achieved with the RESET input held at Vss \pm 0.3 V ($\overline{CE} =$ "H" or "L"). Under this condition the current consumed is less than 5 μ A Max. Once the RESET pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode, the outputs are in the high-impedance state, independent of the \overline{OE} input.

3. Output Disable

If the \overline{OE} input is at a logic high level (V_H), output from the device is disabled. This will cause the output pins to be in a high-impedance state.

4. Autoselect

The Autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. The intent is to allow programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The Autoselect command may also be used to check the status of write-protected sectors. (See "MBM29F160TE/BE Sector Protection Verify Autoselect Code Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATIONS.) This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the devices outputs by toggling address A₀ from V_{IL} to V_{IH} . All addresses are DON'T CARES except A₀, A₁ and A₆ (A₋₁). (See "MBM29F160TE/BE User Bus Operation Tables (BYTE = V_{IH} and BYTE = V_{IL})" in **■**DEVICE BUS OPERATIONS.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F160TE/BE is erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "MBM29F160TE/BE Standard Command Definitions Table" in ■DEVICE BUS OPERATIONS.

Byte 0 ($A_0 = V_{IL}$) represents the manufacture's code (Fujitsu = 04h) and byte 1 ($A_0 = V_{IH}$) represents the device identifier code (MBM29F160TE = D2h and MBM29F160BE = D8h for x 8 mode; MBM29F160TE = 22D2h and MBM29F160BE = 22D8h for x 16 mode). These two bytes/words are given in "MBM29F160TE/BE Sector Protection Verify Autoselect Code Table" and "Extended Autoselect Code Table" (**D**EVICE BUS OPERATIONS). All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the Autoselect, A₁ must be V_{IL}. (See "MBM29F160TE/BE Sector Protection Verify Autoselect Code Table" and "Extended Autoselect Code Table" in **D**EVICE BUS OPERATIONS.)

5. Write

Device erasure and programming are accomplished via the command register. The command register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL}, while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH}. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs later, while data is latched on the rising edge of \overline{CE} or \overline{WE} pulse, whichever occurs first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

6. Write Protect (WP)

The write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID}. If the system asserts V_{IL} on the \overline{WP} pin, the device disables program and erase functions in the "outermost" 16K byte boot sectors independently of whether this sector was protected or unprotected using the method described in "Sector / Sector Block Protection and Unprotection". The outmost 16K byte boot sector is the sector containing the lowest addresses in a bottom-boot-configured devices, or the sector containing the highest addresses in a top-boot-configured device.

If the system asserts V_{H} on the \overline{WP} pin, the devices reverts to whether the outmost 16K byte boot sector was last set to be protected or unprotected. That is, sector protection or unprotection for this sector depends on whether it was last protected or unprotected using the method describe in "Sector / Sector Block Protection and Unprotection".

7. Sector Protection

The MBM29F160TE/BE features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 34). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), $\overline{CE} = V_{IL}$ and A₆ = V_{IL}. The sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) should be set to the sector to be protected. "Sector Address Tables (MBM29F160TE/BE)" in **■**FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the thirty five (35) individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See "13. AC Waveforms for Sector Protection Timing Diagram" in **■**TIMING DIAGRAM and "6. Temporary Sector Unprotection Algorithm" in **■**FLOW CHART for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A₉ with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁ and A₆ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes. A₋₁ requires to apply to V_{IL} in byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses pins (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) represents the sector address will produce a logical "1" at DQ₀ for a protected sector. See "MBM29F160TE/BE Sector Protection Verify Autoselect Code Table" and "Extended Autoselect Code Table" in **■**DEVICE BUS OPERATIONS for Autoselect codes.

8. Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29F160TE/BE devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. Refer to "14. Temporary Sector Unprotection Timing Diagram" in ■TIMING DIAGRAM and "6. Temporary Sector Unprotection Algorithm" in ■FLOW CHART.

COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in an improper sequence will reset the device to the read mode. "MBM29F160TE/BE Standard Command Definitions Table" in ■DEVICE BUS OPERATIONS defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ7 to DQ0 and DQ15 to DQ8 bits are ignored.

1. Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The device will automatically power-up in the Read/Reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory contents occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for specific timing parameters.

2. Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufactures and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the last command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16 (XX02h for ×8) retrieves the device code (MBM29F160TE = D2h and MBM29F160BE = D8h for ×8 mode; MBM29F160TE = 22D2h and MBM29F160BE = 22D8h for ×16 mode). (See "MBM29F160TE/BE Sector Protection Verify Autoselect Code Table" and "Extended Autoselect Code Table" in ■DEVICE BUS OPERATIONS.)

All manufactures and device codes will exhibit odd parity with DQ7 defined as the parity bit.

The sector state (protection or unprotection) will be indicated by address XX02h for ×16 (XX04h for ×8).

Scanning the sector addresses (A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode verification on the protected sector. (See "MBM29F160TE/BE User Bus Operation Tables (BYTE = V_{IH} and BYTE = V_{IL})" in **D**EVICE BUS OPERATIONS.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register and, also to write the Autoselect command during the operation, by executing it after writing the Read/Reset command sequence.

3. Byte/Word Programming

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of CE or WE, whichever happens later and the data is latched on the rising edge of CE or WE, whichever happens first. The rising edge of the last CE or WE (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin. (See "3. AC Waveforms for Alternate WE Controlled Program Operations" and "4. AC Waveforms for Alternate CE Controlled Program Operations" in ■TIMING DIAGRAM.)

The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this bit at which time the device return to the read mode and addresses are no longer latched. (See "Hardware

Sequence Flags Table".) Therefore, the device requires that a valid address to the devices be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"1. Embedded Program[™] Algorithm" in ■FLOW CHART illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

4. Chip Erase

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase[™] Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. (Preprogram Function.) The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when the data on DQ₇ is "1" (See "8. Write Operation Status".) at which time the device returns to read mode. (See "5. AC Waveforms for Chip/Sector Erase Operations" in ■TIMING DIAGRAM.)

"2. Embedded Erase[™] Algorithm" in ■FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

5. Sector Erase

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles, followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After a time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing six-bus cycle operations on "MBM29F160TE/BE Standard Command Definitions Table" in **D**EVICE BUS OPERATIONS. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 µs from the rising edge of the last WE will initiate the execution of the Sector Erase command(s). If another falling edge of the WE occurs within the 50 µs time-out window the timer is reset. Monitor DQ₃ to determine if the sector erase timer window is still open. (See "12. DQ₃", Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "8. Write Operation Status" for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 34).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations. (See "5. AC Waveforms for Chip/Sector Erase Operations" in **TIMING DIAGRAM**.) The automatic sector erase begins after the 50 μ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ7 is "1" (See "8. Write Operation Status".) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time] × Number of Sector Erase.

"2. Embedded Erase[™] Algorithm" in ■FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

6. Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See "13. DQ₂".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erasesuspended Program operation is detected by the RY/BY output pin, Data polling of DQ₇, or the Toggle Bit (DQ₆) which is the same as the regular Program operation. Note that DQ₇ must be read from the Program address while DQ₆ can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

7. Extended Command

(1) Fast Mode

MBM29F160TE/BE has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "7. Embedded Programming Algorithm for Fast Mode" in **E**FLOW CHART Extended algorithm.) The Vcc active current is required even $\overrightarrow{CE} = V_{H}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "7. Embedded Programming Algorithm for Fast Mode" in ■FLOW CHART Extended algorithm.)

(3) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vendor-specified software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent and forward-and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command

write, a read cycle from specific address retrieves device information. Please note that output data of upper byte (DQ15 to DQ8) is "0" in word mode (16 bit) read. Refer to "Common Flash Memory Interface Code Table" in FLEXIBLE SECTOR-ERASE ARCHITECTURE. To terminate operation, it is necessary to write the read/reset command sequence into the register.

Hardware Sequence Flags Table

8. Write Operation Status

Status			DQ7	DQ ₆	DQ₅	DQ₃	DQ ₂		
Embedded Program Algorithm				Toggle	0	0	1		
	Embedded/E	Frase Algorithm	0	Toggle	0	1	Toggle		
s	Erase Suspend Read (Erase Suspended Sector)		1	1	0	0	Toggle		
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data		
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle *1	0	0	1 *2		
	Embedded F	Program Algorithm	DQ ₇	Toggle	1	0	1		
Exceeded	Embedded/E	0	Toggle	1	1	N/A			
Time Limits	Erase Suspended Mode	nded Erase Suspend Program (Non-Erase Suspended Sector)		Toggle	1	0	N/A		

*1: Performing successive read operations from any address will cause DQ₆ to toggle.

*2: Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ_2 bit. However, successive reads from the erase-suspended sector will cause DQ_2 to toggle.

Notes: • DQ1 and DQ0 are reserve pins for future use.

DQ4 is Fujitsu internal use only.

9. DQ7

Data Polling

The MBM29F160TE/BE device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the devices will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in "3. Data Polling Algorithm" in ■FLOW CHART.

For chip erase and sector erase, Data Polling is valid after the rising edge of the sixth WE pulse in the six-write pulse sequence. Data Polling must be performed at a sector address within any of the sectors being erased and not at a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F160TE/BE data pins (DQ7) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on DQ7 at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the Embedded Program Algorithm operation and DQ7 has a valid data, the data outputs on DQ6 to DQ0 may be still invalid. The valid data on DQ7 to DQ₀ will be read on successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out.

See "6. AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

10. DQ6

Toggle Bit I

The MBM29F160TE/BE also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data can be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the sixwrite pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100 μ s and then drop back into read mode, having changed none of the data.

Either \overline{CE} or \overline{OE} toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

See "7. AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■TIMING DIAGRAM and "4. Toggle Bit Algorithm" in ■FLOW CHART for the Toggle Bit I timing specifications and diagrams.

11. DQ₅

Exceeded Timing Limits

DQ₅ will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ₅ will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29F160TE/BE User Bus Operation Tables ($\overline{BYTE} = V_{IH}$ and $\overline{BYTE} = V_{IL}$)" in \blacksquare DEVICE BUS OPERATIONS.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ and DQ₆ never stops toggling. Once the device has exceeded timing limits, the DQ₅ bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

12. DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent sector erase command. If DQ₃ is high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags Table".

13. DQ₂

Toggle Bit II

This Toggle Bit II, along with DQ_6 , can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ2 to toggle during the Embedded Erase Algorithm. If the

device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ₂ to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at DQ₂.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

Mode	DQ7	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase Suspend Read (Erase Suspended Sector)	1	1	Toggle
Erase-Suspend Program	DQ ₇	Toggle *1	1 * ²

Toggle Bit Status Table

*1: Performing successive read operations from any address will cause DQ6 to toggle.

*2: Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Toggle Bit Status Table" and "15. DQ₂ vs. DQ₆" in \blacksquare TIMING DIAGRAM.

Furthermore, DQ₂ can also be used to determine which sector is being erased. When the device is in the erase mode, DQ₂ toggles if this bit is read from an erasing sector.

14. RY/BY

Ready/Busy Pin

The MBM29F160TE/BE provides a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29F160TE/BE is placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. See "8. RY/BY Timing Diagram during Program/Erase Operations" in ■TIMING DIAGRAM and 12 for a detailed timing diagram.

Since this is an open-drain output, the pull-up resistor needs to be connected to V_{CC} ; multiples of devices may be connected to the host system via more than one RY/BY pin in parallel.

15. RESET

Hardware Reset Pin

The MBM29F160TE/BE device may be reset by driving the RESET pin to VIL. The RESET pin has a pulse requirement and has to be kept low (VIL) for at least tRP in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode tREADY after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the device requires an additional tRH before it allows read access. When the RESET pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. Refer to "9. RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for the timing diagram. Refer to "8. Temporary Sector Unprotection" in ■FUNC-TIONAL DESCRIPTION for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) will need to be erased again before they can be programmed.

16. Byte/Word Configuration

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F160TE/BE device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ₁₅ to DQ₀. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ₁₅/A₋₁ pin becomes the lowest address bit and DQ₁₄ to DQ₈ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₇ to DQ₀ and DQ₁₅ to DQ₈ bits are ignored. Refer to "10. Timing Diagram for Word Mode Configuration" and "11. Timing Diagram for Byte Mode Configuration" in ■TIMING DIAGRAM for the timing diagrams.

17. Data Protection

The MBM29F160TE/BE is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequence. The device also incorporates several features to prevent inadvertent write cycles resulting form V_{cc} power-up and power-down transitions or system noise.

18. Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than 3.2 V (typically 3.7 V). If V_{CC} < V_{LKO}, the command register is disabled and all internal program/erase circuits are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above 3.2 V.

If the Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) will need to be erased again prior to programming.

19. Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not change the command registers.

20. Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

21. Power-up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{\mathbb{H}}$ and $\overline{OE} = V_{\mathbb{H}}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to read mode on power-up.

22. Sector Protection

Device user is able to protect each sector individually to store and protect data. Protection circuit voids both write and erase commands that are addressed to protected sectors. Any commands to write or erase addressed to protected sector are ignore. Refer to "7. Sector Protection" in ■ FUNCTIONAL DESCRIPTION.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit		
Falameter	Symbol	Min	Мах		
Storage Temperature	Tstg	-55	+125	°C	
Ambient Temperature with Power Applied	TA	-40	+85	°C	
Voltage with Respect to Ground All pins except A ₉ , \overline{OE} , RESET * ^{1, *2}	Vin, Vout	-2.0	+7.0	V	
Power Supply Voltage *1	Vcc	-2.0	+7.0	V	
A ₉ , \overline{OE} and $\overline{RESET} *^{1, *3}$	Vin	-2.0	+13.5	V	

*1: Voltage is defined on the basis of $V_{SS} = GND = 0 V$.

*2: Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns.

- *3: Minimum DC input voltage on A₉, OE and RESET pins is -0.5 V. During voltage transitions, A₉, OE and RESET pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} V_{CC}) does not exceed +9.0 V. Maximum DC input voltage on A₉, OE and RESET pins is +13.5 V which may overshoot to +14.0 V for periods of up to 20 ns.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Val	Unit	
	Symbol	Min	Мах	Unit
Ambient Temperature	Та	-40	+85	°C
Power Supply Voltage*	Vcc	+4.50	+5.50	V

* : Voltage is defined on the basis of $V_{SS} = GND = 0 V$.


Note: Operating ranges define those limits between which the functionality of the device is guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT







■ DC CHARACTERISTICS

Deremeter	Cumhal	Conditions	Va	lue	11
Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	lu	V _{IN} = Vss to Vcc, Vcc = Vcc Max	-1.0	+1.0	μΑ
Output Leakage Current	Ilo	Vout = Vss to Vcc, Vcc = Vcc Max	-1.0	+1.0	μΑ
A₃, OE, RESET Inputs Leakage Current	Іцт	$V_{CC} = V_{CC} Max,$ A9, \overline{OE} , $\overline{RESET} = 12.5 V$	_	50	μA
Vcc Active Current *1	Icc1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ Byte		40	mA
	ICC1	f = 5 MHz Word		50	mA
Vcc Active Current *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	—	60	mA
		$\frac{V_{CC} = V_{CC} Max, \overline{CE} = V_{H},}{\overline{RESET} = V_{H}}$	_	1	mA
Vcc Current (Standby)	Іссз	$\frac{V_{CC} = V_{CC} Max, \overline{CE} = V_{CC} \pm 0.3 V,}{\overline{RESET} = \overline{WP} = V_{CC} \pm 0.3 V}$	_	5	μA
	-	Vcc = Vcc Max, RESET = VIL	_	1	mA
Vcc Current (Standby, RESET)	Icc4	$\frac{V_{cc}=V_{cc} \text{ Max, } \overline{\text{RESET}}=V_{ss} \pm 0.3 \text{ V}}{\overline{\text{WP}}=V_{cc} \pm 0.3 \text{ V}}$	·,	5	μA
Input Low Level	VIL	_	-0.5	0.8	V
Input High Level	VIH	—	2.0	Vcc + 0.5	V
Voltage for Autoselect, Sector Protection and Temporary Sector Unprotection (A ₉ , OE, RESET) * ³	Vid	_	11.5	12.5	V
Output Low Voltage Level	Vol	lo∟ = 5.8 mA, Vcc = Vcc Min	—	0.45	V
Output High Voltage Lovel	V _{OH1}	Іон = –2.5 mA, Vcc = Vcc Min	2.4	—	V
Output High Voltage Level	V _{OH2}	Іон = −100 μА	Vcc-0.4	—	V
Low Vcc Lock-Out Voltage	Vlko	_	3.2	4.2	V

*1: The Icc current listed includes both the DC operating current and the frequency dependent component.

*2: Icc active while Embedded Erase or Embedded Program is in progress.

*3: (V_{ID} – V_{CC}) do not exceed 9 V.

Note: Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

AC CHARACTERISTICS

• Read Only Operations Characteristics


Parameter	Symbol		Test Setup	70 *1		90 * ²		Unit
Farameter	JEDEC	Standard	lest Setup	Min Max Mir		Min	Max	Onit
Read Cycle Time	t avav	t RC		70		90	_	ns
Address to Output Delay	t avqv	tacc	$\overline{CE} = V_{1L}, \overline{OE} = V_{1L}$	_	70		90	ns
Chip Enable to Output Delay	t ELQV	t CE	$\overline{OE} = V_{IL}$	_	70	_	90	ns
Output Enable to Output Delay	t GLQV	toe	—	_	30	_	40	ns
Chip Enable to Output High-Z	t ehqz	tdf		_	20		20	ns
Output Enable to Output High-Z	t _{GHQZ}	tDF	_	_	20	_	20	ns
$\frac{\text{Output Hold Time From Address,}}{\text{CE or OE, Whichever Occurs First}}$	t axqx	tон	_	0		0		ns
RESET Pin Low to Read Mode	—	t READY	—	_	20	_	20	μs
CE to BYTE Switching Low or High	_	telfl telfh	_		5	_	5	ns

*1: Test Conditions

Output Load: 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level Input: 1.5 V Output: 1.5 V

*2: Test Conditions

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.45 V or 2.4 V Timing measurement reference level Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



• Write (Erase/Program) Operations

• write (Erase/Program) Ope		Sy	mbol	70			90			1 Init
Parameter		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Unit
Write Cycle Time		t avav	twc	70			90			ns
Address Setup Time		t avwl	tas	0			0			ns
Address Hold Time		twlax	tан	45			45			ns
Data Setup Time		tovwн	t DS	30			45			ns
Data Hold Time		t whdx	tрн	0			0			ns
Output Enable Setup Time			toes	0	_	—	0	—		ns
Output Enable Read			tоен	0			0			ns
Hold Time Toggle and Data	Polling		LOEH	10			10			ns
Read Recover Time Before Write		tGHWL	t GHWL	0			0			ns
Read Recover Time Before Write (OE High to CE Low)		t ghel	t GHEL	0			0		—	ns
CE Setup Time		t elwl	t cs	0			0			ns
WE Setup Time		twlel	tws	0			0			ns
CE Hold Time		t wheh	tсн	0			0			ns
WE Hold Time		t ehwh	twн	0			0			ns
Write Pulse Width		t wlwh	twp	35			45			ns
CE Pulse Width		t eleh	t CP	35			45			ns
Write Pulse Width High		t whwL	twpн	20			20			ns
CE Pulse Width High		tehel	t срн	20			20			ns
Programming Operation	Byte	t whwh1	t whwh1		8			8		
	Word	LVVHVVH1	LVVHVVH1	—	16		_	16		μs
Sector Erase Operation *1		t wHwH2	t wHwH2	1			1			S
Delay Time from Embedded Outp	ut Enable		t eoe			70			90	ns
Vcc Setup Time			tvcs	50			50			μs
Voltage Transition Time *2		_	tvlht	4			4			μs
Write Pulse Width *2		_	twpp	100			100			μs
\overline{OE} Setup Time to \overline{WE} Active * ²			toesp	4			4			μs
CE Setup Time to WE Active *2			t CSP	4			4			μs
Recover Time From RY/BY			t _{RB}	0			0			ns
RESET Hold Time Before Read			t RH	50			50			ns
Program/Erase Valid to RY/BY Delay		_	t BUSY	—		70	_		90	ns
BYTE Switching Low to Output H	igh-Z		t FLQZ			30			40	ns
BYTE Switching High to Output A	ctive		t FHQV			70	_		90	ns
Rise Time to VID *2				500			500			ns
RESET Pulse Width			t RP	500			500			ns

*1: This does not include the preprogramming time.

*2: This timing is for Sector Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limit		Unit	Comments	
Min Typ Max		Max	Unit	Comments	
Sector Erase Time	_	1	8	S	Excludes preprogramming time prior to erasure
Byte Programming Time	—	8	150	110	Excludes system-level
Word Programming Time	—	16	200	μs	overhead
Chip Programming Time	_	16.8	40	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_	—	cycle	—

■ TSOP (1) PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
CIN	Input Capacitance	V _{IN} = 0	6	7.5	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
CIN2	Control Pin Capacitance	V _{IN} = 0	7.5	9	pF

Notes : •Test conditions $T_A = +25^{\circ}C$, f = 1.0 MHz


• DQ₁₅/A₋₁ pin capacitance is stipulated by output capacitance.

■ TIMING DIAGRAM


• Key to Switching Waveforms




1. AC Waveforms Read Operations




2. AC Waveforms for Hardware Reset/Read Operations




3. AC Waveforms for Alternate WE Controlled Program Operations




• These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)



4. AC Waveforms for Alternate CE Controlled Program Operations




5. AC Waveforms for Chip/Sector Erase Operations




6. AC Waveforms for Data Polling during Embedded Algorithm Operations


7. AC Waveforms for Toggle Bit I during Embedded Algorithm Operations




8. RY/BY Timing Diagram during Program/Erase Operations




9. RESET, RY/BY Timing Diagram




10. Timing Diagram for Word Mode Configuration




11. Timing Diagram for Byte Mode Configuration




12. BYTE Timing Diagram for Write Operations






13. AC Waveforms for Sector Protection Timing Diagram




14. Temporary Sector Unprotection Timing Diagram

15. DQ2 vs. DQ6




■ FLOW CHART


1. Embedded Program[™] Algorithm




2. Embedded Erase[™] Algorithm




3. Data Polling Algorithm




4. Toggle Bit Algorithm




5. Sector Protection Algorithm



6. Temporary Sector Unprotection Algorithm




7. Embedded Programming Algorithm for Fast Mode




ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




■ PACKAGE DIMENSIONS



(Continued)

(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0404 © FUJITSU LIMITED Printed in Japan