INTEGRATED CIRCUITS

DATA SHEET

PCKV857

70-190 MHz differential 1:10 clock driver

Product data Supersedes data of 2001 Dec 03





70-190 MHz differential 1:10 clock driver

PCKV857

FEATURES

- ESD classification testing is done to JEDEC Standard JESD22.
 Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Optimized for clock distribution in DDR (Double Data Rate)
 SDRAM applications as per JEDEC specifications
- 1-to-10 differential clock distribution
- Very low skew (< 100 ps) and jitter (< 100 ps)
- Operation from 2.2 V to 2.7 V AV_{DD} and 2.3 V to 2.7 V V_{DD}
- SSTL_2 interface clock inputs and outputs
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Full DDR solution provided when used with SSTL16877 or SSTV16857
- Designed for DDR 200 and 266 DIMM applications
- Available in TSSOP-48, TVSOP-48, and VFBGA56 (8 no connects) packages

DESCRIPTION

The PCKV857 is a high-performance, low-skew, low-jitter zero delay buffer designed for 2.5 V $\rm V_{DD}$ and 2.5 V $\rm AV_{DD}$ operation and differential data input and output levels.

The PCKV857 is a zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to ten differential pairs of clock outputs (Y[0:9], $\overline{\text{Y[0:9]}}$) and one differential pair feedback clock outputs (FB_{OUT}, $\overline{\text{FB}_{\text{OUT}}}$) . The clock outputs are controlled by the clock inputs (CLK, $\overline{\text{CLK}}$), the feedback clocks (FB_{IN}, $\overline{\text{FB}_{\text{IN}}}$), and the analog power input (AV_{DD}). When $\overline{\text{PWRDWN}}$ is high, the outputs switch in phase and frequency with CLK. When $\overline{\text{PWRDWN}}$ is low, all outputs are disabled to high impedance state (3-State), and the PLL is shut down (low power mode). The device also enters the low power mode when the input frequency falls below 20 MHz. An input frequency detection circuit will detect the low frequency condition and after applying a > 20 MHz input signal, the detection circuit turns on the PLL again and enables the outputs.

When AV_{DD} is grounded, the PLL is turned off and bypassed for test purposes. The PCKV857 is also able to track spread spectrum clocking for reduced EMI.


The PCKV857 is characterized for operation from 0 to +70 °C.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-Pin Plastic TSSOP	0 to +70 °C	PCKV857DGG	SOT362-1
48-Pin Plastic TSSOP (TVSOP)	0 to +70 °C	PCKV857DGV	SOT480-1
56-ball Plastic VFBGA ¹	0 to +70 °C	PCKV857EV	SOT702-1
NOTE:			

1. 48 balls are connected, 8 balls are no-connects.

PIN CONFIGURATION



70-190 MHz differential 1:10 clock driver

PCKV857

PIN DESCRIPTION

PINS	SYMBOL	DESCRIPTION
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	GND	SSTL_2 ground pins
2, 3, 5, 6, 9, 10, 19, 20, 22, 23, 26, 27, 29, 30, 32, 33, 39, 40, 43, 44, 46, 47	$Y_n, \overline{Y}_n, FB_{OUT}, \overline{FB_{OUT}}$	SSTL_2 differential outputs
4, 11, 12, 15, 21, 28, 34, 38, 46	V_{DDQ}	SSTL_2 power pins
13, 14, 35, 36	CLK _{IN} , CLK _{IN} , FB _{IN} , FB _{IN}	SSTL_2 differential inputs
16	AV_DD	Analog power
17	AGND	Analog ground
37	PWRDWN	Power-down control input

BALL CONFIGURATION

	1	2	3	4	5	6
А	GND	NC	NC	NC	NC	GND
В	Y ₀	₹0	V _{DD}	V _{DD}	∇_5	Y ₅
С	₹1	Y ₁	GND	GND	Y ₆	Υ ₆
D	₹2	GND	Y ₂	Y ₇	GND	Ϋ ₇
E	V _{DD}	V _{DD}			V _{DD}	PWRDWN
F	CLK	CLK			FB _{IN}	FB _{IN}
G	AV _{DD}	AGND	V _{DD}	V _{DD}	FB _{OUT}	FB _{OUT}
н	₹3	Y ₃	GND	GND	Y ₈	Υ ₈
J	Y ₄	\overline{Y}_4	V _{DD}	V _{DD}	∇_9	Y ₉
К	GND	NC	NC	NC	NC	GND

SW00951

70-190 MHz differential 1:10 clock driver

PCKV857

FUNCTION TABLE

	INPUTS			OUTI	PUTS		PLL ON/OFF	
PWRDWN	CLK	CLK	Y _n	₹ _n	FB _{OUT}	FB _{OUT}	PLL ON/OFF	
L	L	Н	Z	Z	Z ¹	Z ¹	OFF	
L	Н	L	Z	Z	Z ¹	Z ¹	OFF	
Н	L	Н	L	Н	L	Н	ON	
Н	Н	L	Н	L	Н	L	ON	
X ²	< 20 MHz	< 20 MHz	Z	Z	Z^1	Z ¹	OFF	

NOTES:


H = HIGH voltage level L = LOW voltage level

Z = high impedance OFF-state

X = don't care

Subject to change. May cause conflict with FB_{IN} pins.
 Additional feature that senses when the clock input is less than 20 MHz and places the part in sleep mode.

BLOCK DIAGRAM



70-190 MHz differential 1:10 clock driver

PCKV857

ABSOLUTE MAXIMUM RATINGS1

SYMBOL	PARAMETER	CONDITION	LIM	IITS	UNIT
STINIBUL	PARAIVIETER	CONDITION	MIN	MAX	UNIT
V_{DDQ}	Supply voltage range		0.5	3.6	V
AV _{DD}	Supply voltage range		0.5	3.6	V
VI	Input voltage range	see Notes 2 and 3	-0.5	V _{DDQ} + 0.5	V
Vo	Output voltage range	see Notes 2 and 3	-0.5	V _{DDQ} + 0.5	V
I _{IK}	Input clamp current	$V_I < 0$ or $V_I > V_{DDQ}$	_	±50	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{DDQ}$	_	±50	mA
I _O	Continuous output current	$V_O = 0$ to V_{DDQ}	_	±50	mA
	Continuous current to GND or V _{DDQ}		_	±100	mA
T _{stg}	Storage temperature range		-65	+150	°C

NOTES:

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
 only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
 conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. This value is limited to 3.6 V maximum.

RECOMMENDED OPERATING CONDITIONS¹

SYMBOL	PARAMETER		CONDITION		LIMITS		UNIT
STWIBUL	PARAMETER		CONDITION	MIN	TYP	MAX	UNII
V_{DDQ}	Supply voltage range			2.3	_	2.7	V
AV_{DD}	Supply voltage range			2.2	_	2.7	V
V _{IL}	Low level input voltage	CLK, <u>CLK,</u> FB _{IN} , FB _{IN}		_	_	V _{DDQ} /2 – 0.18	V
		PWRDWN		-0.3	_	0.7	
V _{IH}	High level input voltage	CLK, <u>CLK,</u> FB _{IN} , <u>FB_{IN}</u>		V _{DDQ} /2 + 0.18	_	_	V
"		PWRDWN		1.7	_	$V_{DDQ} + 0.3$	
	DC input signal voltage		Note 2	-0.3	_	V_{DDQ}	V
V	DC differential input signal voltage	CLK, FB _{IN}	Note 3	0.36	_	V _{DDQ} + 0.6	V
V _{ID}	AC differential input signal voltage	CLK, FB _{IN}	Note 3	0.7	_	V _{DDQ} + 0.6	V
V _{OX}	Output differential cross-voltage		Note 4	V _{DDQ} /2 - 0.2	V _{DDQ} /2	$V_{DDQ}/2 + 0.2$	V
V _{IX}	Input differential cross-voltage		Note 4	V _{DDQ} /2 - 0.2	_	$V_{DDQ}/2 + 0.2$	V
I _{OH}	High-level output current			_	_	-12	mA
I _{OL}	Low-level output current			_	_	12	mA
SR	Input slew rate	•		1	_	4	V/ns
T _{amb}	Operating free-air temperature			0	_	70	°C

NOTES

- 1. Unused inputs must be held high or low to prevent them from floating.
- 2. DC input signal voltage specifies the allowable DC execution of differential input.
- 3. Differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 4. Differential cross-point voltage is expected to track variations of V_{CC} and is the voltage at which the differential signals must be crossing.

70-190 MHz differential 1:10 clock driver

PCKV857

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

CVMPOL	DADAMETED	TEST CONDITIONS		LIMITS		LINIT
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IK}	Input voltage, all inputs	$V_{DDQ} = 2.3 \text{ V}, I_{I} = -18 \text{ mA}$	_	_	-1.2	V
V	High lovel output voltege	$V_{DDQ} = min to max, I_{OH} = -1 mA$	V _{DDQ} – 0.1	_	_	V
V _{OH}	High-level output voltage	$V_{DDQ} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$	1.7		_	V
V	Low lovel output voltage	V_{DDQ} = min to max, I_{OL} = 1 mA	_	_	0.1	V
V _{OL}	Low-level output voltage	$V_{\rm DDQ} = 2.3 \text{ V, } I_{\rm OL} = 12 \text{ mA}$	_	_	0.6	V
I _I	Input current	$V_{DDQ} = 2.7 \text{ V}, V_{I} = 0 \text{ V to } 2.7 \text{ V}$	_		±10	μΑ
I _{OZ}	High-impedance-state output current	$V_{DDQ} = 2.7 \text{ V}, V_{O} = V_{DDQ} \text{ or GND}$	_		±10	μΑ
I _{DDPD}	Power-down current on V _{DDQ} + AV _{DD}	CLK and $\overline{\text{CLK}}$ = 0 MHz, $\overline{\text{PWRDWN}}$ = low; Σ of I _{DD} and AI _{DD}	_	30	100	μΑ
I _{DD}	Dynamic current on V _{DDQ}	f _O = 67 MHz to 190 MHz	_	200	300	mA
Al _{DD}	Supply current on AV _{DD}	f _O = 67 MHz to 190 MHz	_	8	10	mA
C _I	Input capacitance	$V_{CC} = 2.5 \text{ V}, V_I = V_{CC} \text{ or GND}$	2	2.8	3	pF

NOTE:

- This is intended to operate in the SSTL_2 type IV unterminated mode without series resistors on the outputs.
 All typical values are at respective nominal V_{DDQ}.
- 3. Differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing.

TIMING REQUIREMENTS

Over recommended ranges of supply voltage and operating free-air temperature.

SYMBOL	PARAMETER	MIN	MAX	UNIT
f _{CK}	Operating clock frequency	60	190	MHz
	Input clock duty cycle	40	60	%
	Stabilization time ¹	100	_	μs

NOTE:

1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power-up.

70-190 MHz differential 1:10 clock driver

PCKV857


AC CHARACTERISTICS

GND = 0 V; t_{f} = t_{f} \leq 2.5 ns; C_{L} = 50 pF; R_{L} = 1 $k\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION		LIMITS		UNIT
STWBOL	PARAMETER	WAVEFORM	CONDITION	MIN	TYP	MAX	UNII
t _(O)	Static phase offset	Figure 1		-150	0	150	ps
t _{SK(O)}	Output clock skew	Figure 2		_	_	75	ps
t _{SLR(O)}	Output clock skew rate	Figure 3		1	_	2	V/ns
t _{JIT(PER)}	Jitter (period)	Figure 4	$f_O = 67 \text{ MHz to } 200 \text{ MHz}$	- 75	_	75	ps
t _{JIT(CC)}	Jitter (cycle-to-cycle)	Figure 5	$f_O = 67 \text{ MHz to } 200 \text{ MHz}$	- 75	_	75	ps
tJIT(HPER)	Half-period jitter	Figure 6		-100	_	100	ps
t _{PLH} 1	Low to high level propagation delay		Test mode/CLK to any output	_	3.7	_	ns
t _{PHL} 1	High to low level propagation delay		Test mode/CLK to any output	_	3.7	_	ns

NOTE:

1. Refers to transition of noninverting output.



70-190 MHz differential 1:10 clock driver

PCKV857

AC WAVEFORMS




Figure 1. Static phase offset




Figure 2. Output skew




Figure 3. Input and output slew rates

70-190 MHz differential 1:10 clock driver

PCKV857




Figure 4. Period jitter




Figure 5. Cycle-to-cycle jitter




Figure 6. Half-period jitter




Figure 7. Skew between any two outputs.

70-190 MHz differential 1:10 clock driver

PCKV857




Figure 8. Duty cycle limits and measurement

TEST CIRCUIT





Figure 9. Output load test circuit

70-190 MHz differential 1:10 clock driver

PCKV857

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A ₂	А3	bp	c	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE							ISSUE DATE
VERSION	IEC	JEDEC	EIAJ			PROJECTION	1330E DATE
SOT362-1		MO-153					-95-02-10- 99-12-27

70-190 MHz differential 1:10 clock driver

PCKV857

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 4.4 mm; lead pitch 0.4 mm

SOT480-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	ь _р	С	D (1)	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.85	0.25	0.23 0.13	0.20 0.09	9.80 9.60	4.50 4.30	0.40	6.60 6.20	1.00	0.70 0.50	0.40 0.30	0.20	0.07	0.08	0.40 0.10	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT480-1		MO-153				-97-03-20- 99-12-27

70-190 MHz differential 1:10 clock driver

PCKV857


VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm

SOT702-1

01 06 25

02-08-08

 \odot



2002 Sep 13 13

MO-225

SOT702-1

70-190 MHz differential 1:10 clock driver

PCKV857

REVISION HISTORY

Rev	Date	Description	
_4	2002 Sep 06	Product data (9397 750 10343); fourth version supersedes Product data 2001 Dec 03. Engineering Change Notice 853-2242 28874 (2002 Sep 09). Modifications:	
		Add new package option (VFBGA) to existing product data sheet.	
_3	2001 Dec 03	Product data (9397 750 09244); third version	

70-190 MHz differential 1:10 clock driver

PCKV857

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2002 All rights reserved. Printed in U.S.A.

Date of release: 09-02

Document order number: 9397 750 10343

Let's make things better.





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.