
SCES273B - JUNE 1999 - REVISED JANUARY 2000

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **Package Options Include Shrink** Small-Outline (DB), Plastic Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) **Packages**

DB, DGV, DW, OR PW PACKAGE (TOP VIEW)



description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCZ240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When $\overline{\sf OE}$ is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ240A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DGV package	
DW package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

·			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
V _{IL}	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	5.5	V
\/o	Output voltage	High or low state	0	VCC	V
Vo	Output voltage	3-state	0	5.5	V
lau	High-level output current	V _{CC} = 2.7 V		-12	mA
IOH	riigii-ievei output current	V _{CC} = 3 V		-24	ША
loi	$V_{CC} = 2.7 \text{ V}$			12	mA
lOL	Low-level output current VCC = 3 V			24	IIIA
Δt/Δν	Input transition rise or fall rate			6	ns/V
Δt/ΔV _{CC}	Power-up ramp rate			150	μs/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES273B - JUNE 1999 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	VCC	MIN	TYP†	MAX	UNIT	
	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			
\/a++	Ιου - 12 mΔ	2.7 V	2.2			٧	
VOH	I _{OH} = -12 mA		3 V	2.4			V
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
VOL	I _{OL} = 12 mA		2.7 V			0.4	V
	I _{OL} = 24 mA		3 V			0.55	
lį	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
l _{off}	V_I or $V_O = 5.5 V$		0			±5	μΑ
loz	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5	μΑ
lozpu	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	0 to 1.5 V			±5	μΑ
lOZPD	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	1.5 V to 0			±5	μΑ
laa	$V_{I} = V_{CC} \text{ or GND}$ $3.6 \text{ V} \le V_{I} \le 5.5 \text{ V}^{\ddagger}$ $I_{O} = 0$		3.6 V			100	
ICC			3.6 V			100	μΑ
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			100	μΑ
Ci	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(1141 01)	(001101)	MIN MAX	MIN	MAX	
^t pd	A or B	B or A	7.5	1.3	6.5	ns
t _{en}	ŌE	A or B	9	1.1	8	ns
^t dis	ŌE	A or B	8	1.4	7	ns


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 3.3 V	UNIT		
Const		Outputs enabled	f 40 MH =	37	25	
Cpd	Power dissipation capacitance per buffer/driver	Outputs disabled	f = 10 MHz	3	pF	



[‡] This applies in the disabled state only.

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

TEXAS INSTRUMENTS	THE WORLD	LEADER I	N DSP AND	ANALOG
Products	Development	Tools 🔻	Applicati	ions
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | SAMPLES |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LVCZ240A, Octal Buffer/Driver With 3-State Outputs

DEVICE STATUS: ACTIVE

FEATURES Back to Top

 \bullet *EPIC*TM (Enhanced-Performance Implanted CMOS) Submicron Process

- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = $25 ^{\circ}\text{C}$
- I and Power-Up 3-State Support Hot Insertion
- Supports Mixed -Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V $\rm V_{\rm CC})$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Shrink Small-Outline (DB), Plastic Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

EPIC is a trademark of Texas Instruments Incorporated.

DESCRIPTIONBack to Top

This octal buffer/driver is designed for 2.7-V to 3.6-V $\rm V_{\rm CC}$ operation.

The SN74LVCZ240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device is organized as two 4-bit buffers/drivers with separate output-enable (OE\) inputs. When OE\ is low, the device passes data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE\ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using $I_{\rm off}$ and power-up 3-state. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ240A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

■Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: sces273b.pdf (83 KB) (Updated: 01/13/2000)

Full datasheet in Zipped PostScript: sces273b.psz (87 KB)

APPLICATION NOTES

■Back to Top

View Application Reports for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (SCBA012A - Updated: 08/01/1997)
- CMOS Power Consumption and CPD Calculation (SCAA035B Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- <u>Input and Output Characteristics of Digital Integrated Circuits</u> (SDYA010 Updated: 10/01/1996)
- LVC Characterization Information (SCBA011 Updated: 12/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Low-Voltage Logic (LVC) Designer's Guide (SCBA010 Updated: 09/01/1996)
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (SCEA005 Updated: 12/01/1997)
- <u>Understanding Advanced Bus-Interface Products Design Guide</u> (SCAA029, 253 KB Updated: 05/01/1996)

RELATED DOCUMENTS

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

SAMPLES Back to Top

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
SN74LVCZ240ADBR	<u>DB</u>	20	-40 TO 85	ACTIVE	Request Samples

SN74LVCZ240ADGVR	<u>DGV</u>	20	-40 TO 85	ACTIVE	Request Samples
SN74LVCZ240ADWR	<u>DW</u>	20	-40 TO 85	ACTIVE	Request Samples
SN74LVCZ240APWR	<u>PW</u>	20	-40 TO 85	ACTIVE	Request Samples

PRICING/AVAILAB	ILITY				<u> ▲Ba</u>	ck to Top	
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74LVCZ240ADBR	<u>DB</u>	20	-40 TO 85	ACTIVE	0.59	2000	Check stock or order
SN74LVCZ240ADGVR	<u>DGV</u>	20	-40 TO 85	ACTIVE	0.67	2000	Check stock or order
SN74LVCZ240ADW	<u>DW</u>	20	-40 TO 85	ACTIVE	0.59	25	Check stock or order
SN74LVCZ240ADWR	<u>DW</u>	20	-40 TO 85	ACTIVE	0.59	2000	Check stock or order
SN74LVCZ240AN	<u>N</u>	20	-40 TO 85	ACTIVE	0.59	20	Check stock or order
SN74LVCZ240ANSR	<u>NS</u>	20	-40 TO 85	OBSOLETE			
SN74LVCZ240APW	<u>PW</u>	20	-40 TO 85	OBSOLETE			
SN74LVCZ240APWR	<u>PW</u>	20	-40 TO 85	ACTIVE	0.59	2000	Check stock or order

Table Data Updated on: 11/17/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>