

Avalanche-Energy-Rated P-Channel Power MOSFETs

August 1991

Features


- -6.5A, -100V
- $r_{DS(on)} = 0.30\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The 2N6849 is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.


The 2N6849 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

Package

 TO-205AF
BOTTOM VIEW


Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6849	UNITS
Drain-Source Voltage	-100*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-100*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	-6.5*	A
$T_C = +100^\circ\text{C}$	-4.1*	A
Pulsed Drain Current (Note 2)	-25*	A
Gate-Source Voltage	$\pm 20^*$	V
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	25*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.2*	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy (Note 3)	500	mJ
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering (0.063" (1.6mm) from case for 10s)	300	$^\circ\text{C}$


NOTES:

*JEDEC registered values

1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
2. Repetitive Rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5)
3. $V_{DD} = 25\text{V}$, Starting $T_J = 25^\circ\text{C}$, $L = 17.25\text{mH}$, $R_G = 25\Omega$, Peak $I_L = 6.5\text{A}$, (See Figure 15 and 16)

Specifications 2N6849

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV_{DSS} Drain-Source Breakdown Voltage	-100*	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$	
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$	
I_{GSS} Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$	
I_{GSS} Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$	
I_{DSS} Zero Gate Voltage Drain Current	—	—	-0.25*	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
	—	—	-1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$	
$V_{DS(on)}$ On-State Drain Voltage $\text{\textcircled{D}}$	—	—	-2.1	V	$V_{DS} > I_{D(on)} R_{DS(on)} \text{max.}, V_{GS} = -10V, I_D = 6.5A$	
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{D}}$	—	—	0.30*	Ω	$V_{GS} = -10V, I_D = -4.1A$	
g_{fs} Forward Transconductance $\text{\textcircled{D}}$	2.5	3.5	7.5	S(V)	$V_{DS} = -5V, I_{D(on)} \times R_{DS(on)} \text{max.}, I_D = -4.1A$	
C_{iss} Input Capacitance	—	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0 \text{ MHz}$	
C_{oss} Output Capacitance	—	300	—	pF	See Fig. 10	
C_{rss} Reverse Transfer Capacitance	—	100	—	pF		
$t_{d(on)}$ Turn-On Delay Time	—	30	60	ns	$V_{DD} = -42V, I_D = -4.1A, Z_0 = 50\Omega$	
t_r Rise Time	—	70	140	ns	See Fig. 17	
$t_{d(off)}$ Turn-Off Delay Time	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t_f Fall Time	—	70	140	ns		
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8V \text{ Max. Rating.}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs} Gate-Source Charge	—	13	23	nC		
Q_{gd} Gate-Drain ("Miller") Charge	—	12	22	nC		
L_D Internal Drain Inductance	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	<p>Modified MOSFET symbol showing the internal device inductances.</p> 
L_S Internal Source Inductance	—	15	—	nH	Measured from the source lead, 5 mm (0.2 in.) from header to source bonding pad.	

5

P-CHANNEL POWER MOSFET*

Thermal Resistance

$R_{\theta JC}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C/W}$	
$R_{\theta JA}$ Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Typical socket mount

Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	—	—	-6.5*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
I_{SM} Pulse Source Current (Body Diode) $\text{\textcircled{D}}$	—	—	-25	A	
V_{SD} Diode Forward Voltage $\text{\textcircled{D}}$	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -6.5A, V_{GS} = 0V$
t_{rr} Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -6.5A, di_F/dt = 100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	—	1.8	—	μC	$T_J = 25^\circ\text{C}, I_F = -6.5A, di_F/dt = 100 \text{ A}/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

*JEDEC Registered Value

$\text{\textcircled{D}}$ Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

$\text{\textcircled{D}}$ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

$\text{\textcircled{D}}$ $V_{DD} = 25V$, starting $T_J = 25^\circ\text{C}$, $L = 17.25 \text{ mH}$, $R_C = 25\Omega$, Peak $I_L = 6.5A$. (See Fig. 15 and 16)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage






Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage

5
P-CHANNEL
POWER MOSFETS




92CS-43298

Fig. 12 - Typical On-Resistance Vs. Drain Current




92CS-43320

Fig. 13 - Maximum Drain Current Vs. Case Temperature




92CS-43300

Fig. 14 - Power Vs. Temperature Derating Curve




92CS-43278

Fig. 15 - Unclamped Inductive Test Circuit




92CS-43279

Fig. 16 - Unclamped Inductive Waveforms



92CS-43306

Fig. 17 - Switching Time Test Circuit



92CS-43307

Fig. 18 - Gate Charge Test Circuit