

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT54/74FCT244T/AT/CT


FFATURFS:

- · Std., A, and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- · True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA loн, 64mA loL)
- Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- · Power off disable outputs permit "live insertion"
- · Available in the following packages:
 - Industrial: SOIC, SSOP, QSOP, TSSOP
 - Military: CERDIP, LCC

DESCRIPTION:


The IDT octal buffer/line driver is built using an advanced dual metal CMOS technology. The FCT244T is designed to be employed as a memory and address driver, clock driver, and bus-oriented transmitter/ receiver which provides improved board density.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



CERDIP/ SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW



LCC TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
ΘΕA, ΘΕΒ	3-State Output Enable Inputs (Active LOW)
Dxx	Inputs
Охх	Outputs

FUNCTION TABLE(1)

	Inputs					
ŌĒA	ŌĒ B	D	Outputs			
L	L	L	L			
L	L	Н	Н			
Н	Н	Х	Z			

NOTE:

- 1. H = HIGH Voltage Level
 - X = Don't Care
 - L = LOW Voltage Level
 - Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Condit	ions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Іін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lıL	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	_	±1	μA
lozн	High Impedance Output Current	Vcc = Max	Vcc = Max Vo = 2.7V		_	±1	μA
lozL	(3-State output pins) ⁽⁴⁾		Vo = 0.5V		_	±1	
lı	Input HIGH Current ⁽⁴⁾	Vcc = Max., Vi = Vcc (Max.)		_	_	±1	μA
VIK	Clamp Diode Voltage	VCC = Min, In = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis				200		mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾			Typ. ⁽²⁾	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = -6mA MIL	2.4	3.3	-	
		VIN = VIH or VIL	IOH = -8mA IND				V
			IOH = -12mA MIL	2	3	_	
			Iон = -15mA IND				
Vol	Output LOW Voltage	Vcc = Min	IOL = 48mA MIL	_	0.3	0.55	V
		VIN = VIH or VIL	IOL = 64mA IND				
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-60	-120	-225	mA

NOTES

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55$ °C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		1	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OEA = OEB = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	I	0.15	0.25	mA/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	ı	1.5	3.5	mA
		50% Duty Cycle OEA = OEB = GND One Bit Toggling	VIN = 3.4V VIN = GND	1	1.8	4.5	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	3	6(5)	
		50% Duty Cycle OEA = OEB = GND Eight Bits Toggling	VIN = 3.4V VIN = GND		5	14(5)	

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2+ fiNi)$
 - Icc = Quiescent Current
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Output Frequency
 - Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			54FCT244T		54/74FCT244AT			54/74FCT244CT					
			M	il.	In	d.	IV	lil.	In	d.	M	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	7	1.5	4.8	1.5	5.1	1.5	4.1	1.5	4.6	ns
tPHL	Dx to Ox	$RL = 500\Omega$											
tpzh	Output Enable Time		1.5	8.5	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.5	ns
tPZL													
tphz	Output Disable Time		1.5	7.5	1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns
tPLZ													


NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION





2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459