# Low-Voltage CMOS 18-Bit Universal Bus Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16501 is a high performance, non-inverting 18-bit universal bus transceiver operating from a 2.7 to 3.6V supply. This part is not byte controlled; it is "18-bit" controlled. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5V allows MC74LCX16501 inputs to be safely driven from 5V devices. The MC74LCX16501 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

<u>Data</u> flow in each direction is controlled by Output Enable (OEAB, OEBA), Latch Enable (LEAB, LEBA) and Clock inputs (CAB, CBA). When LEAB is HIGH, the A-to-B dataflow is transparent. When LEAB is LOW, and CAB is held at LOW or HIGH, the data A is latched; on the LOW-to-HIGH transition of CAB the A-data is stored in the latch/flip-flop. The outputs are active when OEAB is HIGH. When OEAB is LOW the B-outputs are in 3-state. Similarly, the LEBA, OEBA and CBA control the B-to-A dataflow. Please note that the output enables are complementary; OEAB is active HIGH, OEBA is active LOW.

- Designed for 2.7 to 3.6V V<sub>CC</sub> Operation
- 6ns tpd Maximum
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (20µA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

# MC74LCX16501



LOW-VOLTAGE CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER



**DT SUFFIX** 56-LEAD PLASTIC TSSOP PACKAGE CASE 1202-01

#### **PIN NAMES**

Pins	Function
OEAB, OEBA	Output Enable Inputs
CAB, CBA	Clock Pulse Inputs
LEAB, LEBA	Latch Enable Inputs
A0-A17	Side A Inputs/Outputs
B0-B17	Side B Inputs/Outputs





Figure 1. 56-Lead Pinout (Top View)

Figure 2. Logic Diagram

#### **FUNCTION TABLE**


		Inp	uts				nta rts	Operating Mode
OEAB	OEBA	LEAB	LEBA	CAB	СВА	An	Bn	
L	Н					Input	Input	
				H or L	H or L	Х	Х	Hold Data; A and B Outputs Disabled
		L	L	1	<b>†</b>	l h	l h	Clock A and/or B Data; A and B Outputs Disabled
Н	Н					Input	Output	
				H or L	X*	Х	QA	Hold and Display B Data
		L	Х	1	X*	l h	L H	Clock A Data to B Bus; Store A Data
		Н	х	х	X*	L H	L H	A Data to B Bus; (Transparent)
L	L					Output	Input	
				X*	H or L	QB	Х	Hold and Display A Data
		Х	L	X*	<b></b>	L H	l h	Clock B Data to A Bus; Store B Data
		х	Н	X*	Х	LH	L	B Data to A Bus; (Transparent)
Н	L					Output	Output	
		Ĺ	L	H or L	H or L	QB	QA	Stored A Data to B Bus; Stored B Data to A Bus

H = High Voltage Level; L = Low Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable or Clock Low-to-High Transition; I = Low Voltage Level One Setup Time Prior to the Latch Enable or Clock Low-to-High Transition; X = Don't Care; 1 = Low-to-High Clock Transition; QA = A input storage register; QB = B input storage register; \* = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For ICC reasons, Do Not Float Inputs.




OEAB	OEBA	CAB	CBA	LEAB	LEBA
L	L	Χ	Χ	Χ	Н

### Store Data from Bus A, Bus B or Bus A and Bus B




OEAB	OEBA	CAB	CBA	LEAB	LEBA
X L L	п×н	X X	X ↑ X	LΧL	ХГГ


## Store Bus A in Both Registers or Store Bus B in Both Registers



Real Time Transfer - Bus A to Bus B




Transfer A Stored Data to Bus B or B Stored Data to Bus A or Both at the Same Time



OEAB	OEBA	CAB	CBA	LEAB	LEBA
H	エーー	↑ X H or L	X ↑ HorL	LXL	ΧLL

Isolation





OEAB	OEBA	CAB	CBA	LEAB	LEBA
L	Н	H or L	H or L	L	٦

Figure 3. Bus Applications

#### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		٧
V <sub>I</sub>	DC Input Voltage	$-0.5 \le V_{ } \le +7.0$		٧
V <sub>O</sub>	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	٧
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Note 1.	٧
ЧК	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
Гок	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
<sup>I</sup> GND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

1. Output in HIGH or LOW State. Io absolute maximum rating must be observed.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	٧
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V <sub>CC</sub> 5.5	٧
loн	HIGH Level Output Current, V <sub>CC</sub> = 3.0V - 3.6V			-24	mA
lol	LOW Level Output Current, V <sub>CC</sub> = 3.0V – 3.6V			24	mA
<sup>I</sup> ОН	HIGH Level Output Current, V <sub>CC</sub> = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V <sub>CC</sub> = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V <sub>IN</sub> from 0.8V to 2.0V, V <sub>CC</sub> = 3.0V	0		10	ns/V

## DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2.)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V	2.0		٧
V <sub>IL</sub>	LOW Level Input Voltage (Note 2.)	2.7V ≤ V <sub>CC</sub> ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$ ; $I_{OH} = -100\mu A$	V <sub>CC</sub> - 0.2		٧
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V; I_{OL} = 100 \mu A$		0.2	٧
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 12mA		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.4	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 24mA		0.55	

5

<sup>2.</sup> These values of  $V_{\text{I}}$  are used to test DC electrical characteristics only.

### DC ELECTRICAL CHARACTERISTICS (continued)

			T <sub>A</sub> = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min Max		Unit
lį	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$ ; $0V \le V_{ } \le 5.5V$		±5.0	μΑ
loz	3-State Output Current	2.7 ≤ V <sub>CC</sub> ≤ 3.6V; 0V ≤ V <sub>O</sub> ≤ 5.5V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		±5.0	μА
<sup>I</sup> OFF	Power-Off Leakage Current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$ ; $V_{I} = GND \text{ or } V_{CC}$		20	μΑ
		$2.7 \le V_{CC} \le 3.6V$ ; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±20	μΑ
∆lcc	Increase in I <sub>CC</sub> per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μΑ

# **AC CHARACTERISTICS** (Note 3.; $t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$ )

				Lin	nits			
				T <sub>A</sub> = -40°C to +85°C				
			V <sub>CC</sub> = 3.	0V to 3.6V	V <sub>CC</sub> :	= 2.7 <b>V</b>		
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit	
f <sub>max</sub>	Maximum Clock Frequency	3	170				MHz	
tPHL tPLH	Propagation Delay Input to Output	1	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns	
tPHL tPLH	Propagation Delay Clock to Output	3	1.5 1.5	6.7 6.7	1.5 1.5	8.0 8.0	ns	
tPHL tPLH	Propagation Delay LExx to Output	4	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns	
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	7.2 7.2	1.5 1.5	8.2 8.2	ns	
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns	
t <sub>S</sub>	Setup Time	3,4	2.5		2.5		ns	
th	Hold Time	3,4	1.5		1.5		ns	
t <sub>w</sub>	Pulse Width Time	3,4	3.0		3.0		ns	
toshl toslh	Output-to-Output Skew (Note 4.)			1.0 1.0			ns	

<sup>3.</sup> These AC parameters are preliminary and may be modified prior to release.

#### **DYNAMIC SWITCHING CHARACTERISTICS**


			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 5.)	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		٧
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 5.)	$V_{CC} = 3.3V$ , $C_L = 50pF$ , $V_{IH} = 3.3V$ , $V_{IL} = 0V$		0.8		٧

<sup>5.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

<sup>4.</sup> Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.

### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3V$ , $V_{I} = 0V$ or $V_{CC}$	20	pF








Figure 4. AC Waveforms



# WAVEFORM 3 – CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz;  $t_W = 500$ ns except when noted



# WAVEFORM 4 - LExx to An, Bn PROPAGATION DELAYS, LExx MINIMUM PULSE WIDTH, An, Bn to LExx SETUP AND HOLD TIMES t<sub>R</sub> = t<sub>F</sub> = 2.5ns, 10% to 90%; f = 1MHz; t<sub>W</sub> = 500ns except when noted





Figure 5. AC Waveforms (continued)




TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
<sup>t</sup> PZH <sup>, t</sup> PHZ	GND

 $C_L$  = 50pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500 $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

Figure 6. Test Circuit

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury ordeath may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (i) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217, 303–675–2140 or 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315

Mtax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 – US & Canada ONLY 1–800–774–1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

INTERNET: http://www.mot.com/SPS/



MC74LCX16501/D