



MSM8129 - 020/025/35

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Issue 1.0 : January 1999

Description


The MSM8129 is a 1Mbit monolithic SRAM organised as 128K x 8 with access times from 20ns to 35ns available. The device is available in two 32 pin ceramic surface mount packages. The device has a low power standby version which supports data retention mode and is directly TTL compatible.


All versions can be screened in accordance with MIL-STD-883C.

128K x 8 CMOS Fast Static RAM

Features

- Fast Access Times of 020/025/35 ns
- High Density Packages.
- Single and Dual CS pinout variants
- Operating Power 940 mW (max)
- Standby Power 55 mW (max) -L version
- Low voltage data retention.
- Completely Static Operation
- May be processed in accordance with MIL-STD-883C





Package Details

Pin Count	Descripion	Package Type
32	JLCC Package	J
32	LCC Package	W

Pin Functions

A0~A16 Address Inputs
D0~7 Data Input/Output
CS Chip Select
OE Output Enable
WE Write Enable
V_{cc} Power (+5V)
GND Ground

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)					
Voltage on any pin relative to $V_{SS}^{\ (2)}$	V_{T}	-0.5	to	+7.0	V
Power Dissipation	P_{\scriptscriptstyleT}		1		W
Storage Temperature	$T_{\mathtt{STG}}$	-55	to	+150	oC

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions							
Parameter	Symbol	min	typ	max	unit		
Supply Voltage	V_{cc}	4.5	5.0	5.5	V		
Input High Voltage	V _{IH}	2.2	-	6.0	V		
Input Low Voltage	V _{IL}	-0.3	-	0.8	V		
Operating Temperature	T _A	0	-	70	°C		
	T _{AI}	-40	-	85	°C	(I suffix)	
	T _{AM}	-55	-	125	°C	(M, MB suffix)	

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $T_A = -55$ °C to $+125$ °C)									
Parameter	Symb	ol Test Condition	min	typ	max	Unit			
Input Leakage Current	I _L	V _{IN} =0V to V _{CC}	-2	-	2	μA			
Output Leakage Current	I_{LO}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = 0V \text{ to } V_{\text{CC}}, \overline{\text{OE}} = V_{\text{IH}} \text{ or } \overline{\text{WE}} = V_{\text{IL}}$	-2	-	2	μΑ			
Operating Supply Current	I _{CC1}	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IN}}, \text{I}_{\text{OUT}} = \text{0mA}$	-	-	170	mA			
Standby Supply Current	I_{SB}	$\overline{\text{CS1}} = V_{\text{IH}}, \text{CS2} = V_{\text{IL}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$	-	-	30	mΑ			
-L version only	I _{SB1}	$\overline{\text{CS}} \geq \text{V}_{\text{CC}} \text{-0.2V}, \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} \text{-0.2V} \text{ or } \text{0.2V} \geq \text{V}_{\text{IN}} \text{f=0MHZ}$	-	-	10	mA			
Output Voltage	$V_{\scriptscriptstyle OL}$	I_{OL} =8.0mA	-	-	0.4	V			
	V_{OH}	I _{OH} =-4.0mA	2.4	-	-	V			


Capacitance $(V_{CC}=5V\pm10\%, T_A=25^{\circ}C)$								
Parameter	Symbol	Test Condition	typ	max	Unit			
Input Capacitance:	$C_{_{\rm IN}}$	$V_{IN} = 0V$	-	6	pF			
I/O Capacitance:	$C_{_{I/O}}$	$V_{1/0} = 0V$	-	8	pF			

Note: This parameter is sampled and not 100% tested.

ACTest Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times : 3ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Load Diagram
- * V_{cc}=5V±10%




Low V _{cc} Data Retention Characteristics - L Version Only (T _A =-55°C to +125°C)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
V _{cc} for Data Retention	V_{DR}	CS≥V _{cc} -0.2V	2.0	-	-	V		
Data Retention Current	I _{CCDR}	V _{cc} =3.0V, CS ≥V _{cc} -0.2V,	-	-	4	mΑ		
Chip Deselect to Data Retention		See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t_R	See Retention Waveform	5	-	-	ms		

ACCRED	ATINIO	COLIE	SITIONIO
ACOPER	A 1 11N(-	i C.C.INII.)


Read Cycle								
		2	20	2	25	3	35	
Parameter	Symbol	min	max	min	max	min	max	Units
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select Access Time	t _{ACS}	-	20	-	25	-	35	ns
Output Enable to Output Valid	t _{OE}	-	10	-	12	-	15	ns
Output Hold from Address Change	t _{oh}	3	-	3	-	3	-	ns
Chip Selection to Output in Low Z	t _{CLZ}	3	-	3	-	3	-	ns
Output Enable to Output in Low Z	t _{OLZ}	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z		-	10	0	12	0	15	ns
Output Disable to Output in High Z ⁽³⁾		0	10	0	12	0	15	ns

Write Cycle								
		2	20	2	25	3	35	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Selection to End of Write	t _{cw}	15	-	15	-	20	-	ns
Address Valid to End of Write	t _{AW}	15	-	15	-	20	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t _{wp}	15	-	15	-	20	-	ns
Write Recovery Time	t _{wR}	0	-	0	-	0	-	ns
Write to Output in High Z	t _{whz}	0	10	0	12	0	15	ns
Data to Write Time Overlap	t _{DW}	10	-	12	-	15	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	tow	6	-	6	-	6	-	ns

Pin Definition (JX and WX Pinout)




Read Cycle Timing Waveform (1,2)




Notes:

- (1) During the Read Cycle, WE is high.
- (2) Address valid prior to or coincident with $\overline{\text{CS}}$ transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform




Write Cycle No.2 Timing Waveform (5)



AC Characteristics Notes


- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. $(\overline{OE}=V_{\parallel})$
- (6) D_{OUT} is in the same phase as written data of this write cycle.
- (7) D_{OUT} is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Low V_{cc} Data Retention Timing Waveform




Package Details

32 pin J Leaded Chip Carrier - 'J' Package



All dimensions in mm (inches).

32 pad Leadless Chip Carrier (LCC) - 'W' Package



Note: Minimum Order Product - Consult Factory for Details


All dimensions in mm (inches).

Military Screening Procedure

Screening Flow for high reliability product in accordance with MIL-STD-883 method 5004 is shown below.

MB COMPONENT SCREENING FLOW						
SCREEN	TEST METHOD	LEVEL				
Visual and Mechanical						
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100% 100% 100% 100%				
Final Electrical Tests	Per applicable Device Specification					
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%				
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%				
Switching (ac)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%				
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%				
Hermeticity	1014					
Fine Gross	Condition A Condition C	100% 100%				
External Visual	2009 Per vendor or customer specification	100%				

Ordering Information



Note:

Although this data is believed to be accurate, the information contained herein, is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.