



3.3V 256K × 32/36 pipeline burst synchronous SRAM


Features

- Organization: 262,144 words x 32 or 36 bits
- Fast clock speeds to 166 MHz in LVTTTL/LVCMOS
- Fast clock to data access: 3.5/3.8/4.0/5.0 ns
- Fast  $\overline{OE}$  access time: 3.5/3.8/4.0/5.0 ns
- Fully synchronous register-to-register operation
- Single register “Flow-through” option
- Single-cycle deselect
- Dual-cycle deselect also available (AS7C33256PFD32A/  
AS7C33256PFD36A)
- Available in both 2 chip enable and 3 chip enable
- 2 CE part number is AS7C33256PFS32A2 or AS7C33256PFS36A2

- Pentium®<sup>1</sup> compatible architecture and timing
- Asynchronous output enable control
- Available in 100-pin TQFP and 119-pin BGA packages
- Byte write enables
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate V<sub>DDQ</sub>
- 30 mW typical standby power in power down mode
- NTD™<sup>1</sup> pipeline architecture available  
(AS7C33256NTD32A/ AS7C33256NTD36A)

1 Pentium® is a registered trademark of Intel Corporation. NTD™ is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

Logic block diagram




Selection guide

	-166	-150	-133	-100	Units
Minimum cycle time	6	6.6	7.5	10	ns
Maximum pipelined clock frequency	166	150	133	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	475	450	425	325	mA
Maximum standby current	130	110	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	30	mA




### Pin Arrangement for TQFP 3 Chip Enable



Note: Pins 1, 30, 51, 80 are NC for ×32

### Pin Arrangement for TQFP 2 Chip Enable



Note: Pins 1, 30, 51, 80 are NC for ×32



**Ball assignment for 119-ball BGA<sup>1</sup>**

	1	2	3	4	5	6	7
<b>A</b>	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
<b>B</b>	NC	CE1	A	$\overline{\text{ADSC}}$	A	A	NC
<b>C</b>	NC	A	A	V <sub>DD</sub>	A	A	NC
<b>D</b>	DQ <sub>C</sub>	DQPc	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQpb	DQb
<b>E</b>	DQ <sub>C</sub>	DQc	V <sub>SS</sub>	$\overline{\text{CE0}}$	V <sub>SS</sub>	DQb	DQb
<b>F</b>	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	$\overline{\text{OE}}$	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
<b>G</b>	DQ <sub>C</sub>	DQc	$\overline{\text{BWC}}$	$\overline{\text{ADV}}$	$\overline{\text{BWb}}$	DQb	DQb
<b>H</b>	DQ <sub>C</sub>	DQc	V <sub>SS</sub>	$\overline{\text{GWE}}$	V <sub>SS</sub>	DQb	DQb
<b>J</b>	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
<b>K</b>	DQd	DQd	V <sub>SS</sub>	CLK	V <sub>SS</sub>	DQa	DQa
<b>L</b>	DQd	DQd	$\overline{\text{BWD}}$	NC	$\overline{\text{BWa}}$	DQa	DQa
<b>M</b>	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	$\overline{\text{BWE}}$	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
<b>N</b>	DQd	DQd	V <sub>SS</sub>	A1 <sup>2</sup>	V <sub>SS</sub>	DQa	DQa
<b>P</b>	DQd	DQPd	V <sub>SS</sub>	A0 <sup>2</sup>	V <sub>SS</sub>	DQPa	DQa
<b>R</b>	NC	A	$\overline{\text{LBO}}$	V <sub>DD</sub>	$\overline{\text{FT}}$	A	NC
<b>T</b>	NC	NC	A	A	A	NC	ZZ
<b>U</b>	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>

<sup>1</sup> Note 2D, 2P, 6D and 6P are NC for x32

<sup>2</sup> A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.



## Functional description

The AS7C33256PFS32A and AS7C33256PFS36A are high-performance CMOS 8-Mbit synchronous Static Random Access Memory (SRAM) devices organized as 262,144 words x 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any given technology.

Timing for these devices is compatible with existing Pentium® synchronous cache specifications. This architecture is suited for ASIC, DSP (TMS320C6X), and PowerPC™-based systems in computing, datacomm, instrumentation, and telecommunications systems.

Fast cycle times of 6/6.6/7.5/10 ns with clock access times ( $t_{CD}$ ) of 3.5/3.8/4.0/5.0 ns enable 166, 150, 133 and 100 MHz bus frequencies. Two-chip enable and three-chip enable ( $\overline{CE}$ ) inputs permit versatility and easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ( $\overline{ADSC}$ ), or the processor address strobe ( $\overline{ADSP}$ ). The burst advance pin ( $\overline{ADV}$ ) allows subsequent internally generated burst addresses.

Read cycles are initiated with  $\overline{ADSP}$  (regardless of  $\overline{WE}$  and  $\overline{ADSC}$ ) using the new external address clocked into the on-chip address register when  $\overline{ADSP}$  is sampled Low, the chip enables are sampled active, and the output buffer is enabled with  $\overline{OE}$ . In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK.  $\overline{ADV}$  is ignored on the clock edge that samples  $\overline{ADSP}$  asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when  $\overline{ADV}$  is sampled Low, and both address strobes are High. Burst mode is selectable with the  $\overline{LBO}$  input. With  $\overline{LBO}$  unconnected or driven High, burst operations use a Pentium® count sequence. With  $\overline{LBO}$  driven LOW, the device uses a linear count sequence suitable for PowerPC™ and many other applications.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 32/36 bits regardless of the state of individual  $\overline{BW}[a:d]$  inputs. Alternately, when  $\overline{GWE}$  is High, one or more bytes may be written by asserting  $\overline{BWE}$  and the appropriate individual byte  $\overline{BWn}$  signal(s).

$\overline{BWn}$  is ignored on the clock edge that samples  $\overline{ADSP}$  Low, but is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{BWn}$  is sampled LOW (regardless of  $\overline{OE}$ ). Data is clocked into the data input register when  $\overline{BWn}$  is sampled Low. Address is incremented internally to the next burst address if  $\overline{BWn}$  and  $\overline{ADV}$  are sampled Low.

Read or write cycles may also be initiated with  $\overline{ADSC}$  instead of  $\overline{ADSP}$ . The differences between cycles initiated with  $\overline{ADSC}$  and  $\overline{ADSP}$  follow.

- $\overline{ADSP}$  must be sampled HIGH when  $\overline{ADSC}$  is sampled LOW to initiate a cycle with  $\overline{ADSC}$ .
- $\overline{WE}$  signals are sampled on the clock edge that samples  $\overline{ADSC}$  LOW (and  $\overline{ADSP}$  High).
- Master chip enable  $\overline{CE0}$  blocks  $\overline{ADSP}$ , but not  $\overline{ADSC}$ .

AS7C33256PFS32A and AS7C33256PFS36A family operates from a core 3.3V power supply. I/Os use a separate power supply that can operate at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package and in a 119-pin 14 × 20 mm BGA package.

## Capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	$C_{IN}$	Address and control pins	$V_{IN} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{IN} = V_{OUT} = 0V$	7	pF

## Write enable truth table (per byte)

GWE	BWE	BWn	WEn
L	X	X	T
H	L	L	T
H	H	X	F*
H	L	H	F*

**Key:** X = Don't Care, L = Low, H = High, T = True, F = False; \*= Valid read; n = a, b, c, d;  $\overline{WE}$ ,  $\overline{WEn}$  = internal write signal.

## Burst order table

	Interleaved Burst Order				Linear Burst Order				
	$\overline{LBO}=1$				$\overline{LBO}=0$				
Starting Address	00	01	10	11	Starting Address	00	01	10	11
First increment	01	00	11	10	First increment	01	10	11	00
Second increment	10	11	00	01	Second increment	10	11	00	01
Third increment	11	10	01	00	Third increment	11	00	01	10

<sup>1</sup> PowerPC™ is a trademark International Business Machines Corporation.



## Signal descriptions

Signal	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$ , $\overline{FT}$ , ZZ, $\overline{LBO}$ are synchronous to this clock.
A0–A17	I	SYNC	Address. Sampled when all chip enables are active and $\overline{ADSC}$ or $\overline{ADSP}$ are asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
$\overline{CE0}$	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CE0}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the Synchronous Truth Table for more information.
CE1, $\overline{CE2}$	I	SYNC	Synchronous chip enables. Active HIGH and active Low, respectively. Sampled on clock edges when $\overline{ADSC}$ is active or when $\overline{CE0}$ and $\overline{ADSP}$ are active.
$\overline{ADSP}$	I	SYNC	Address strobe processor. Asserted LOW to load a new bus address or to enter standby mode.
$\overline{ADSC}$	I	SYNC	Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
$\overline{ADV}$	I	SYNC	Advance. Asserted LOW to continue burst read/write.
$\overline{GWE}$	I	SYNC	Global write enable. Asserted LOW to write all 32/36 bits. When High, $\overline{BWE}$ and $\overline{BW[a:d]}$ control write enable.
$\overline{BWE}$	I	SYNC	Byte write enable. Asserted LOW with $\overline{GWE} = \text{HIGH}$ to enable effect of $\overline{BW[a:d]}$ inputs.
$\overline{BW[a,b,c,d]}$	I	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE} = \text{HIGH}$ and $\overline{BWE} = \text{Low}$ . If any of $\overline{BW[a:d]}$ is active with $\overline{GWE} = \text{HIGH}$ and $\overline{BWE} = \text{LOW}$ the cycle is a write cycle. If all $\overline{BW[a:d]}$ are inactive the cycle is a read cycle.
$\overline{OE}$	I	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and the chip is in read mode.
$\overline{LBO}$	I	STATIC	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This signal is internally pulled High.
$\overline{FT}$	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to $V_{DD}$ if unused or for pipelined operation.
ZZ	I	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.

## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	$V_{DD}, V_{DDQ}$	-0.5	+4.6	V
Input voltage relative to GND (input pins)	$V_{IN}$	-0.5	$V_{DD} + 0.5$	V
Input voltage relative to GND (I/O pins)	$V_{IN}$	-0.5	$V_{DDQ} + 0.5$	V
Power dissipation	$P_D$	–	1.8	W
DC output current	$I_{OUT}$	–	50	mA
Storage temperature (plastic)	$T_{stg}$	-65	+150	°C
Temperature under bias	$T_{bias}$	-65	+135	°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.



### Synchronous truth table

CE0	CE1	CE2	ADSP	ADSC	ADV	WEn <sup>1</sup>	OE	Address accessed	CLK	Operation	DQ
H	X	X	X	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	L	X	L	X	X	X	X	NA	L to H	Deselect	Hi-Z
L	L	X	H	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	X	H	L	X	X	X	X	NA	L to H	Deselect	Hi-Z
L	X	H	H	L	X	X	X	NA	L to H	Deselect	Hi-Z
L	H	L	L	X	X	X	L	External	L to H	Begin read	Hi-Z <sup>2</sup>
L	H	L	L	X	X	X	H	External	L to H	Begin read	Hi-Z
L	H	L	H	L	X	F	L	External	L to H	Begin read	Hi-Z <sup>2</sup>
L	H	L	H	L	X	F	H	External	L to H	Begin read	Hi-Z
X	X	X	H	H	L	F	L	Next	L to H	Cont. read	Q
X	X	X	H	H	L	F	H	Next	L to H	Cont. read	Hi-Z
X	X	X	H	H	H	F	L	Current	L to H	Suspend read	Q
X	X	X	H	H	H	F	H	Current	L to H	Suspend read	Hi-Z
H	X	X	X	H	L	F	L	Next	L to H	Cont. read	Q
H	X	X	X	H	L	F	H	Next	L to H	Cont. read	Hi-Z
H	X	X	X	H	H	F	L	Current	L to H	Suspend read	Q
H	X	X	X	H	H	F	H	Current	L to H	Suspend read	Hi-Z
L	H	L	H	L	X	T	X	External	L to H	Begin write	D <sup>3</sup>
X	X	X	H	H	L	T	X	Next	L to H	Cont. write	D
H	X	X	X	H	L	T	X	Next	L to H	Cont. write	D
X	X	X	H	H	H	T	X	Current	L to H	Suspend write	D
H	X	X	X	H	H	T	X	Current	L to H	Suspend write	D

1 See "Write enable truth table" on page 4 for more information.

2 Q in flow through mode.

3 For WRITE operation following a READ, OE must be HIGH before the input data set up time and held HIGH throughout the input hold time.

Key: X = Don't Care, L = Low, H = High.

### Recommended operating conditions

Parameter	Symbol	Min	Nominal	Max	Unit	
Supply voltage	V <sub>DD</sub>	3.135	3.3	3.465	V	
	V <sub>SS</sub>	0.0	0.0	0.0		
3.3V I/O supply voltage	V <sub>DDQ</sub>	3.135	3.3	3.465	V	
	V <sub>SSQ</sub>	0.0	0.0	0.0		
2.5V I/O supply voltage	V <sub>DDQ</sub>	2.35	2.5	2.9	V	
	V <sub>SSQ</sub>	0.0	0.0	0.0		
Input voltages <sup>1</sup>	Address and control pins	V <sub>IH</sub>	2.0	—	V <sub>DD</sub> + 0.3	V
		V <sub>IL</sub>	-0.5 <sup>2</sup>	—	0.8	
	I/O pins	V <sub>IH</sub>	2.0	—	V <sub>DDQ</sub> + 0.3	V
		V <sub>IL</sub>	-0.5 <sup>2</sup>	—	0.8	
Ambient operating temperature	T <sub>A</sub>	0	—	70	°C	

1 Input voltage ranges apply to 3.3V I/O operation. For 2.5V I/O operation, contact factory for input specifications.

2 V<sub>IL</sub> min = -2.0V for pulse width less than 0.2 × t<sub>RC</sub>.



### TQFP thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance (junction to ambient) <sup>1</sup>	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51	1-layer	$\theta_{JA}$	40	°C/W
		4-layer	$\theta_{JA}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>			$\theta_{JC}$	8	°C/W

<sup>1</sup> This parameter is sampled.

### DC electrical characteristics

Parameter	Symbol	Test conditions	-166		-150		-133		-100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current <sup>1</sup>	$ I_{LI} $	$V_{DD} = \text{Max}, V_{IN} = \text{GND to } V_{DD}$	-	2	-	2	-	2	-	2	μA
Output leakage current	$ I_{LO} $	$\overline{OE} \geq V_{IH}, V_{DD} = \text{Max}, V_{OUT} = \text{GND to } V_{DD}$	-	2	-	2	-	2	-	2	μA
Operating power supply current	$I_{CC}^2$ (Pipelined)	$\overline{CE0} = V_{IL}, CE1 = V_{IH}, \overline{CE2} = V_{IL}, f = f_{Max}, I_{OUT} = 0 \text{ mA}$	-	475	-	450	-	425	-	325	mA
Operating power supply current	$I_{CC}^2$ (Flow-through)	$\overline{CE0} = V_{IL}, CE1 = V_{IH}, \overline{CE2} = V_{IL}, f = f_{Max}, I_{OUT} = 0 \text{ mA}$	-	325	-	325	-	300	-	300	mA
Standby power supply current	$I_{SB}$	Deselected, $f = f_{Max}, ZZ \leq V_{IL}$	-	130	-	110	-	100	-	90	mA
	$I_{SB1}$	Deselected, $f = 0, ZZ \leq 0.2V$ all $V_{IN} \leq 0.2V$ or $\geq V_{DD} - 0.2V$	-	30	-	30	-	30	-	30	
	$I_{SB2}$	Deselected, $f = f_{Max}, ZZ \geq V_{DD} - 0.2V$ All $V_{IN} \leq V_{IL}$ or $\geq V_{IH}$	-	30	-	30	-	30	-	30	
Output voltage	$V_{OL}$	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465V$	-	0.4	-	0.4	-	0.4	-	0.4	V
	$V_{OH}$	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135V$	2.4	-	2.4	-	2.4	-	2.4	-	

<sup>1</sup>  $\overline{LBO}$  pin has an internal pull-up and input leakage = ±10 μA.

<sup>2</sup>  $I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycles times and greater output loading.

### DC electrical characteristics for 2.5V I/O operation

Parameter	Symbol	Test conditions	-166		-150		-133		-100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Output leakage current	$ I_{LO} $	$\overline{OE} \geq V_{IH}, V_{DD} = \text{Max}, V_{OUT} = \text{GND to } V_{DD}$	-1	1	-1	1	-1	1	-1	1	μA
Output voltage	$V_{OL}$	$I_{OL} = 2 \text{ mA}, V_{DDQ} = 2.65V$	-	0.7	-	0.7	-	0.7	-	0.7	V
	$V_{OH}$	$I_{OH} = -2 \text{ mA}, V_{DDQ} = 2.35V$	1.7	-	1.7	-	1.7	-	1.7	-	



### Timing characteristics over operating range


Parameter	Symbol	-166		-150		-133		-100		Unit	Notes <sup>1</sup>
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock frequency	$f_{Max}$	–	166	–	150	–	133	–	100	MHz	
Cycle time (pipelined mode)	$t_{CYC}$	6	–	6.6	–	7.5	–	10	–	ns	
Cycle time (flow-through mode)	$t_{CYCF}$	10	–	10	–	12	–	12	–	ns	
Clock access time (pipelined mode)- 3.3V VDDQ	$t_{CD\ 3.3V}$	–	3.5	–	3.8	–	4.0	–	5.0	ns	
Clock access time (pipelined mode)- 2.5V VDDQ	$t_{CD\ 2.5V}$	–	4.0	–	4.3	–	4.5	–	5.0	ns	
Clock access time (flow-through mode)	$t_{CDF}$	–	9	–	10	–	10	–	12	ns	
Output enable LOW to data valid	$t_{OE}$	–	3.5	–	3.8	–	4.0	–	5.0	ns	
Clock HIGH to output Low Z	$t_{LZC}$	0	–	0	–	0	–	0	–	ns	2,3,4
Data output invalid from clock HIGH	$t_{OH}$	1.5	–	1.5	–	1.5	–	1.5	–	ns	2
Output enable LOW to output Low Z	$t_{LZOE}$	0	–	0	–	0	–	0	–	ns	2,3,4
Output enable HIGH to output High Z	$t_{HZOE}$	–	3.5	–	3.8	–	4.0	–	4.5	ns	2,3,4
Clock HIGH to output High Z	$t_{HZC}$	–	3.5	–	3.8	–	4.0	–	5.0	ns	2,3,4
Output enable HIGH to invalid output	$t_{OHOE}$	0	–	0	–	0	–	0	–	ns	
Clock HIGH pulse width	$t_{CH}$	2.4	–	2.5	–	2.5	–	3.5	–	ns	5
Clock LOW pulse width	$t_{CL}$	2.4	–	2.5	–	2.5	–	3.5	–	ns	5
Address setup to clock HIGH	$t_{AS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6
Data setup to clock HIGH	$t_{DS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6
Write setup to clock HIGH	$t_{WS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6,7
Chip select setup to clock HIGH	$t_{CSS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6,8
Address hold from clock HIGH	$t_{AH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6
Data hold from clock HIGH	$t_{DH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6
Write hold from clock HIGH	$t_{WH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6,7
Chip select hold from clock HIGH	$t_{CSH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6,8
$\overline{ADV}$ setup to clock HIGH	$t_{ADVS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6
$\overline{ADS\overline{P}}$ setup to clock HIGH	$t_{ADSPS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6
$\overline{ADSC}$ setup to clock HIGH	$t_{ADSCS}$	1.5	–	1.5	–	1.5	–	2.0	–	ns	6
$\overline{ADV}$ hold from clock HIGH	$t_{ADVH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6
$\overline{ADS\overline{P}}$ hold from clock HIGH	$t_{ADSPH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6
$\overline{ADSC}$ hold from clock HIGH	$t_{ADSCH}$	0.5	–	0.5	–	0.5	–	0.5	–	ns	6

<sup>1</sup> See "Notes" on page 12






### Key to switching waveforms




### Timing waveform of read cycle



Note:  $\dot{Y}$  = XOR when  $\overline{LBO}$  = HIGH/No Connect;  $\dot{Y}$  = ADD when  $\overline{LBO}$  = LOW.  
BW[a:d] is don't care.




Timing waveform of write cycle



Note:  $\acute{Y}$  = XOR when  $\overline{LB0}$  = HIGH/No Connect;  $\acute{Y}$  = ADD when  $\overline{LB0}$  = LOW.



Timing waveform of read/write cycle



Note:  $\acute{Y}$  = XOR when  $\overline{LB0}$  = HIGH/No Connect;  $\acute{Y}$  = ADD when  $\overline{LB0}$  = LOW.



## AC test conditions

- Output load: see Figure B, except for  $t_{LZC}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ ,  $t_{HZC}$ , see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input waveform




Figure B: Output load (A)




Figure C: Output load (B)

### Notes


- 1 For test conditions, see *AC Test Conditions*, Figures A, B, C.
- 2 This parameter measured with output load condition in Figure C.
- 3 This parameter is sampled, but not 100% tested.
- 4  $t_{HZOE}$  is less than  $t_{LZOE}$ ; and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- 5  $t_{CH}$  measured as HIGH above  $V_{IH}$  and  $t_{CL}$  measured as LOW below  $V_{IL}$ .
- 6 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to  $\overline{GWE}$ ,  $\overline{BWE}$ ,  $\overline{BW[a:d]}$ .
- 8 Chip select refers to  $\overline{CE0}$ ,  $CE1$ ,  $\overline{CE2}$ .



Package Dimensions


100-pin Quad Flat Pack (TQFP)

TQFP		
	Min	Max
A1	0.05	0.15
A2	1.35	1.45
b	0.22	0.38
c	0.09	0.20
D	13.90	14.10
E	19.90	20.10
e	0.65 nominal	
Hd	15.90	16.10
He	21.90	22.10
L	0.45	0.75
L1	1.00 nominal	
α	0°	7°
Dimensions in millimeters		



119-ball BGA (ball grid array)

All measurements are in mm.			
	Min	Typ	Max
A	-	1.27	-
B	13.90	14.00	14.10
B1	-	7.62	-
C	21.90	22.00	22.10
C1	-	20.32	-
D	0.60	0.75	0.90
E	-	-	1.70
E1	-	0.56	-
E2	0.50	0.60	0.70





## Ordering information

Package	-166 MHz	-150 MHz	-133 MHz	-100 MHz
x32 TQC	AS7C33256PFS32A-166TQC	AS7C33256PFS32A-150TQC	AS7C33256PFS32A-133TQC	AS7C33256PFS32A-100TQC
x32 TQI	AS7C33256PFS32A-166TQI	AS7C33256PFS32A-150TQI	AS7C33256PFS32A-133TQI	AS7C33256PFS32A-100TQI
x36 TQC	AS7C33256PFS36A-166TQC	AS7C33256PFS36A-150TQC	AS7C33256PFS36A-133TQC	AS7C33256PFS36A-100TQC
x36 TQI	AS7C33256PFS36A-166TQI	AS7C33256PFS36A-150TQI	AS7C33256PFS36A-133TQI	AS7C33256PFS36A-100TQI
x32 BC	AS7C33256PFS32A2-166BC	AS7C33256PFS32A2-150BC	AS7C33256PFS32A2-133BC	AS7C33256PFS32A2-100BC
x32 BI	AS7C33256PFS32A2-166BI	AS7C33256PFS32A2-150BI	AS7C33256PFS32A2-133BI	AS7C33256PFS32A2-100BI
x36 BC	AS7C33256PFS36A2-166BC	AS7C33256PFS36A2-150BC	AS7C33256PFS36A2-133BC	AS7C33256PFS36A2-100BC
x36 BI	AS7C33256PFS36A2-166BI	AS7C33256PFS36A2-150BI	AS7C33256PFS36A2-133BI	AS7C33256PFS36A2-100BI
x32 TQC (2 CE)	AS7C33256PFS32A2-166TQC	AS7C33256PFS32A2-150TQC	AS7C33256PFS32A2-133TQC	AS7C33256PFS32A2-100TQC
x32 TQI (2 CE)	AS7C33256PFS32A2-166TQI	AS7C33256PFS32A2-150TQI	AS7C33256PFS32A2-133TQI	AS7C33256PFS32A2-100TQI
x36 TQC (2 CE)	AS7C33256PFS36A2-166TQC	AS7C33256PFS36A2-150TQC	AS7C33256PFS36A2-133TQC	AS7C33256PFS36A2-100TQC
x36 TQI (2 CE)	AS7C33256PFS36A2-166TQI	AS7C33256PFS36A2-150TQI	AS7C33256PFS36A2-133TQI	AS7C33256PFS36A2-100TQI

## Part numbering guide

AS7C	33	256	PF	S	32/36	A	blank or 2	-XXX	TQ or B	C/I
1	2	3	4	5	6	7	8	9	10	11

- Alliance Semiconductor SRAM prefix
- Operating voltage: 33=3.3V
- Organization: 256=256K
- Pipeline-Flowthrough (each device has both options)
- Deselect: S=Single cycle deselect
- Organization: 32=x32; 36=x36
- Production version: A=first production version
- Blank = the default:3 CE (chip enable), 2 = 2 CE (2 chip enable)
- Clock speed (MHz)
- Package type: TQ=TQFP or B=BGA
- Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)