

# OKI semiconductor

## MSM5165AL

8,192-Word x 8-Bit CMOS STATIC RAM

### GENERAL DESCRIPTION

The MSM5165AL is a 8192-word by 8-bit CMOS static RAM featuring a 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5165AL is also a CMOS silicon gate device that requires very low power during standby (standby current of 100  $\mu$ A) when there is no chip selection.

A byte system is adopted, and since pins are compatible with standard ultraviolet EPROMs, this device is ideal to use as a peripheral memory for microcomputers and data terminal units, etc. The pins CE<sub>1</sub>, CE<sub>2</sub> and OE are provided as control signals that permit the outputs to be tri-stated, allowing easy memory expansion on a system bus.

### FEATURES


- Single 5V Supply
- 0°C ~ 70°C
- Low Power Dissipation
  - Standby: 0.55 mW MAX
  - Operation: 330 mW MAX
- High Speed (Equal Access and Cycle Time)
  - 100-120 ns MAX
- Direct TTL Compatible (Input and Output)
- 3-State Output
- Pin Compatibility with 64K EPROM (MSM2764)
- 28-pin DIP PKG
- 28-pin FLAT PKG

5

### PIN CONFIGURATION (TOP VIEW)

MSM5165ALRS

MSM5165ALGS




NC	1	28	Vcc
A <sub>12</sub>	2	27	WE
A <sub>7</sub>	3	26	CE <sub>2</sub>
A <sub>6</sub>	4	25	A <sub>8</sub>
A <sub>5</sub>	5	24	A <sub>9</sub>
A <sub>4</sub>	6	23	A <sub>11</sub>
A <sub>3</sub>	7	22	OE
A <sub>2</sub>	8	21	A <sub>10</sub>
A <sub>1</sub>	9	20	CE <sub>1</sub>
A <sub>0</sub>	10	19	I/O <sub>8</sub>
I/O <sub>1</sub>	11	18	I/O <sub>7</sub>
I/O <sub>2</sub>	12	17	I/O <sub>6</sub>
I/O <sub>3</sub>	13	16	I/O <sub>5</sub>
Vss	14	15	I/O <sub>4</sub>

NC	1	28	Vcc
A <sub>12</sub>	2	27	WE
A <sub>7</sub>	3	26	CE <sub>2</sub>
A <sub>6</sub>	4	25	A <sub>8</sub>
A <sub>5</sub>	5	24	A <sub>9</sub>
A <sub>4</sub>	6	23	A <sub>11</sub>
A <sub>3</sub>	7	22	OE
A <sub>2</sub>	8	21	A <sub>10</sub>
A <sub>1</sub>	9	20	CE <sub>1</sub>
A <sub>0</sub>	10	19	I/O <sub>8</sub>
I/O <sub>1</sub>	11	18	I/O <sub>7</sub>
I/O <sub>2</sub>	12	17	I/O <sub>6</sub>
I/O <sub>3</sub>	13	16	I/O <sub>5</sub>
Vss	14	15	I/O <sub>4</sub>

Pin Names	Function
A <sub>0</sub> ~ A <sub>12</sub>	Address input
I/O <sub>1</sub> ~ I/O <sub>8</sub>	Data input/output
CE <sub>1</sub> , CE <sub>2</sub>	Chip select
WE	Write enable
OE	Output enable
Vcc, Vss	Supply voltage

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

Mode/Pins	$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	I/O Operation
Standby	H	X	X	X	High Z
	X	L	X	X	
Read	L	H	H	H	High Z
	L	H	H	L	$D_{OUT}$
Write	L	H	L	X	$D_{IN}$

X: H or L

**ELECTRICAL CHARACTERISTICS  
ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Conditions	Value	Unit
Supply Voltage	$V_{CC}$	Referenced to GND	-0.3~7.0	V
Input Voltage	$V_{IN}$		-0.3*~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	—————	0~70	°C
Storage Temperature	$T_{stg}$	—————	-55~150	°C
Power Dissipation	$P_D$	$T_a = 25^\circ C$	1.0	W

\* Pulse Width < 30 ns: -3.0V MIN

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Conditions	Value			Unit
			Min.	Typ.	Max.	
Supply Voltage	V <sub>CC</sub>	5V ± 10%	4.5	5	5.5	V
	V <sub>SS</sub>	—————	—	0	—	V
Data Retention Voltage	V <sub>CCH</sub>	—————	2	5	5.5	V
Input Voltage	V <sub>IH</sub>	5V ± 10%	2.2	—	V <sub>CC</sub> +0.3	V
	V <sub>IL</sub>		-0.3*	—	0.8	V
Output Voltage	C <sub>L</sub>	—————	—	—	100	pF
	TTL		—	—	1	—

\* Pulse Width < 30 ns: -3.0V MIN

5

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 ~ 70°C)

Parameter	Symbol	Conditions	MSM5165AL			Unit
			Min.	Typ.	Max.	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = 0~V <sub>CC</sub>	-1	—	1	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ V <sub>IO</sub> = 0~V <sub>CC</sub>	-1	—	1	μA
Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1mA	2.4	—	—	V
	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA	—	—	0.4	V
Standby Supply Current	I <sub>CCS</sub>	$\overline{CE}_1 \geq V_{CC} - 0.2V$ , $CE_2 \geq V_{CC} - 0.2V$ V <sub>IN</sub> = 0~V <sub>CC</sub>	—	2	100	μA
		$CE_2 \leq 0.2V$ V <sub>IN</sub> = 0~V <sub>CC</sub>				
	I <sub>CCS1</sub>	$\overline{CE}_1 = V_{IH}$ , $CE_2 = V_{IL}$	—	—	3	mA
Operating Supply Current	I <sub>CCA</sub>	T <sub>CYC</sub> = Min Cycle, I <sub>OUT</sub> = 0 mA	—	—	①	mA
		T <sub>CYC</sub> = 1 μs, I <sub>OUT</sub> = 0 mA			15	

① 5165AL-10 60 mA 5165AL-12 55 mA

**AC CHARACTERISTICS**

Test Condition


Parameter	Conditions
Input Pulse Level	$V_H = 2.4V, V_{IL} = 0.6V$
Input Rise and Fall Times	10 ns
I/O Timing Reference Level	1.5V
Output Load	$C_L = 100pF, 1TTL\ Gate$

**READ CYCLE**

( $V_{CC} = 5V \pm 10\%, T_a = 0 \sim +70^\circ C$ )

Parameter	Symbol	MSM5165AL-10		MSM5165AL-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	100	—	120	—	ns
Address Access Time	$t_{AC}$	—	100	—	120	ns
Chip Enable Access Time	$t_{CO}$	—	100	—	120	ns
Output Enable to Output Valid	$t_{OE}$	—	50	—	60	ns
Chip Selection to Output Active	$t_{CX}$	10	—	10	—	ns
Output Hold Time from Address Change	$t_{OHA}$	10	—	10	—	ns
Output 3-State from Output Disable	$t_{OTD}$	—	35	—	40	ns
Output 3-State from Chip Deselection	$t_{CTD}$	—	50	—	60	ns
Output Enable to Output Active	$t_{OX}$	5	—	5	—	ns

**READ CYCLE**



- Notes:
1. A Read occurs during the overlap of a low  $\overline{CE}_1$ , a high  $CE_2$ , a low  $\overline{OE}$  and a high  $\overline{WE}$ .
  2.  $t_{CX}$  is specified from  $\overline{CE}_1$  or  $CE_2$  whichever occurs last.
  3.  $t_{CTD}$  is specified from  $\overline{CE}_1$  or  $CE_2$  whichever occurs first.
  4.  $t_{CTD}$  and  $t_{OTD}$  are specified by the time when DATA OUT is floating.

5


**WRITE CYCLE**

(V<sub>CC</sub> = 5 V ± 10%, T<sub>a</sub> = 0 ~ +70°C)

Parameter	Symbol	MSM5165AL-10		MSM5165AL-12		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	t <sub>WC</sub>	100	—	120	—	ns
Address to Write Setup Time	t <sub>AS</sub>	0	—	0	—	ns
Write Time	t <sub>W</sub>	60	—	70	—	ns
Write Recovery Time	t <sub>WR</sub>	15	—	15	—	ns
Data Setup Time	t <sub>DS</sub>	40	—	50	—	ns
Data Hold from Write Time	t <sub>DH</sub>	0	—	0	—	ns
Output 3-State from Write	t <sub>OTW</sub>	0	35	0	40	ns
Chip Selection to End of Write	t <sub>CW</sub>	80	—	100	—	ns
Address Valid to End of Write	t <sub>AW</sub>	80	—	100	—	ns
Output Active from End of Write	t <sub>WX</sub>	5	—	5	—	ns

- Notes:
1. A Write Cycle occurs during the overlap of a low  $\overline{CE}_1$ , a high  $CE_2$  and a low  $\overline{WE}$ .
  2.  $\overline{OE}$  may be both high and low in a Write Cycle.
  3. t<sub>AS</sub> is specified from  $\overline{CE}_1$ ,  $CE_2$  or  $\overline{WE}$ , whichever occurs last.
  4. t<sub>W</sub> is an overlap time of a low  $\overline{CE}_1$ , a high  $CE_2$  and a low  $\overline{WE}$ .
  5. t<sub>WR</sub>, t<sub>DS</sub> and t<sub>DH</sub> are specified from  $\overline{CE}_1$ ,  $CE_2$  or  $\overline{WE}$ , whichever occurs first.
  6. t<sub>OTW</sub> is specified by the time when DATA OUT is floating, not defined by output level.
  7. When I/O pins are Data output mode, don't force inverse signals to those pins.

WRITE CYCLE



LOW V<sub>CC</sub> DATA RETENTION CHARACTERISTICS


(T<sub>a</sub> = 0 ~ +70°C, unless otherwise noted)

Parameter	Symbol	Conditions	Value			Unit
			Mix.	Typ.	Max.	
V <sub>CC</sub> for Data Retention	V <sub>CCH</sub>	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≥ V <sub>CC</sub> - 0.2V CE <sub>2</sub> ≤ 0.2V	2	—	5.5	V
Data Retention Current	I <sub>CCH</sub>	V <sub>CC</sub> = 3V, CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V CE <sub>2</sub> ≥ V <sub>CC</sub> - 0.2V V <sub>CC</sub> = 3V, CE <sub>2</sub> ≤ 0.2V	—	1	50*	μA
CS to Data Retention Time	t <sub>SU</sub>	—	0	—	—	ns
Operation Recovery Time	t <sub>R</sub>	—	** t <sub>RC</sub>	—	—	ns


\* T<sub>a</sub> = 0 to 40°C: 15 μA MAX

\*\* t<sub>RC</sub>: Read Cycle Time

**$\overline{CE}_1$  CONTROL**



**$CE_2$  CONTROL**



5

**CAPACITANCE**

( $T_a=25^\circ C$ ,  $f=1MHz$ )

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
I/O Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	—	10	pF
Input Capacitance	$C_{IN}$	$V_I = 0V$	—	6	pF

Note: This parameter is periodically sampled and not 100% tested.