

OKI semiconductor

MSM5165AL

8,192-Word x 8-Bit CMOS STATIC RAM

GENERAL DESCRIPTION

The MSM5165AL is a 8192-word by 8-bit CMOS static RAM featuring a 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5165AL is also a CMOS silicon gate device that requires very low power during standby (standby current of 100 μ A) when there is no chip selection.

A byte system is adopted, and since pins are compatible with standard ultraviolet EPROMs, this device is ideal to use as a peripheral memory for microcomputers and data terminal units, etc. The pins CE₁, CE₂ and OE are provided as control signals that permit the outputs to be tri-stated, allowing easy memory expansion on a system bus.

FEATURES





- Single 5V Supply
- 0°C ~ 70°C
- Low Power Dissipation
 - Standby: 0.55 mW MAX
 - Operation: 330 mW MAX
- High Speed (Equal Access and Cycle Time)
 - 100-120 ns MAX
- Direct TTL Compatible (Input and Output)
- 3-State Output
- Pin Compatibility with 64K EPROM (MSM2764)
- 28-pin DIP PKG
- 28-pin FLAT PKG

5

PIN CONFIGURATION (TOP VIEW)


MSM5165ALRS

MSM5165ALGS



| Pin Names | Function |
|-------------------------------------|-------------------|
| A ₀ ~ A ₁₂ | Address input |
| I/O ₁ ~ I/O ₈ | Data input/output |
| CE ₁ , CE ₂ | Chip select |
| WE | Write enable |
| OE | Output enable |
| Vcc, Vss | Supply voltage |

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

| Mode/Pins | \overline{CE}_1 | CE_2 | \overline{WE} | \overline{OE} | I/O Operation |
|-----------|-------------------|--------|-----------------|-----------------|---------------|
| Standby | H | X | X | X | High Z |
| | X | L | X | X | |
| Read | L | H | H | H | High Z |
| | L | H | H | L | D_{OUT} |
| Write | L | H | L | X | D_{IN} |

X: H or L

**ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS**

| Rating | Symbol | Conditions | Value | Unit |
|-----------------------|-----------|--------------------|---------------------|------|
| Supply Voltage | V_{CC} | Referenced to GND | -0.3~7.0 | V |
| Input Voltage | V_{IN} | | -0.3*~ $V_{CC}+0.3$ | V |
| Operating Temperature | T_{opr} | ————— | 0~70 | °C |
| Storage Temperature | T_{stg} | ————— | -55~150 | °C |
| Power Dissipation | P_D | $T_a = 25^\circ C$ | 1.0 | W |

* Pulse Width < 30 ns: -3.0V MIN

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Conditions | Value | | | Unit |
|------------------------|------------------|------------|-------|------|----------------------|------|
| | | | Min. | Typ. | Max. | |
| Supply Voltage | V _{CC} | 5V ± 10% | 4.5 | 5 | 5.5 | V |
| | V _{SS} | ————— | — | 0 | — | V |
| Data Retention Voltage | V _{CCH} | ————— | 2 | 5 | 5.5 | V |
| Input Voltage | V _{IH} | 5V ± 10% | 2.2 | — | V _{CC} +0.3 | V |
| | V _{IL} | | -0.3* | — | 0.8 | V |
| Output Voltage | C _L | ————— | — | — | 100 | pF |
| | TTL | | — | — | 1 | — |

* Pulse Width < 30 ns: -3.0V MIN

5

DC CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_a = 0 ~ 70°C)

| Parameter | Symbol | Conditions | MSM5165AL | | | Unit |
|--------------------------|-------------------|---|-----------|------|------|------|
| | | | Min. | Typ. | Max. | |
| Input Leakage Current | I _{LI} | V _{IN} = 0~V _{CC} | -1 | — | 1 | μA |
| Output Leakage Current | I _{LO} | $\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ V _{IO} = 0~V _{CC} | -1 | — | 1 | μA |
| Output Voltage | V _{OH} | I _{OH} = -1mA | 2.4 | — | — | V |
| | V _{OL} | I _{OL} = 2.1mA | — | — | 0.4 | V |
| Standby Supply Current | I _{CCS} | $\overline{CE}_1 \geq V_{CC} - 0.2V$, $CE_2 \geq V_{CC} - 0.2V$ V _{IN} = 0~V _{CC} | — | 2 | 100 | μA |
| | | $CE_2 \leq 0.2V$ V _{IN} = 0~V _{CC} | — | — | — | — |
| | I _{CCS1} | $\overline{CE}_1 = V_{IH}$, $CE_2 = V_{IL}$ | — | — | 3 | mA |
| Operating Supply Current | I _{CCA} | T _{CYC} = Min Cycle, I _{OUT} = 0 mA | — | — | ① | mA |
| | | T _{CYC} = 1 μs, I _{OUT} = 0 mA | — | — | 15 | |

① 5165AL-10 60 mA 5165AL-12 55 mA

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|----------------------------|-----------------------------|
| Input Pulse Level | $V_H = 2.4V, V_{IL} = 0.6V$ |
| Input Rise and Fall Times | 10 ns |
| I/O Timing Reference Level | 1.5V |
| Output Load | $C_L = 100pF, 1TTL\ Gate$ |

READ CYCLE

($V_{CC} = 5V \pm 10\%, T_a = 0 \sim +70^\circ C$)

| Parameter | Symbol | MSM5165AL-10 | | MSM5165AL-12 | | Unit |
|--------------------------------------|-----------|--------------|------|--------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| Read Cycle Time | t_{RC} | 100 | — | 120 | — | ns |
| Address Access Time | t_{AC} | — | 100 | — | 120 | ns |
| Chip Enable Access Time | t_{CO} | — | 100 | — | 120 | ns |
| Output Enable to Output Valid | t_{OE} | — | 50 | — | 60 | ns |
| Chip Selection to Output Active | t_{CX} | 10 | — | 10 | — | ns |
| Output Hold Time from Address Change | t_{OHA} | 10 | — | 10 | — | ns |
| Output 3-State from Output Disable | t_{OTD} | — | 35 | — | 40 | ns |
| Output 3-State from Chip Deselection | t_{CTD} | — | 50 | — | 60 | ns |
| Output Enable to Output Active | t_{OX} | 5 | — | 5 | — | ns |

READ CYCLE



- Notes:
1. A Read occurs during the overlap of a low \overline{CE}_1 , a high CE_2 , a low \overline{OE} and a high \overline{WE} .
 2. t_{CX} is specified from \overline{CE}_1 or CE_2 whichever occurs last.
 3. t_{CTD} is specified from \overline{CE}_1 or CE_2 whichever occurs first.
 4. t_{CTD} and t_{OTD} are specified by the time when DATA OUT is floating.

5


WRITE CYCLE

(V_{CC} = 5 V ± 10%, T_a = 0 ~ +70°C)

| Parameter | Symbol | MSM5165AL-10 | | MSM5165AL-12 | | Unit |
|---------------------------------|------------------|--------------|------|--------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| Write Cycle Time | t _{WC} | 100 | — | 120 | — | ns |
| Address to Write Setup Time | t _{AS} | 0 | — | 0 | — | ns |
| Write Time | t _W | 60 | — | 70 | — | ns |
| Write Recovery Time | t _{WR} | 15 | — | 15 | — | ns |
| Data Setup Time | t _{DS} | 40 | — | 50 | — | ns |
| Data Hold from Write Time | t _{DH} | 0 | — | 0 | — | ns |
| Output 3-State from Write | t _{OTW} | 0 | 35 | 0 | 40 | ns |
| Chip Selection to End of Write | t _{CW} | 80 | — | 100 | — | ns |
| Address Valid to End of Write | t _{AW} | 80 | — | 100 | — | ns |
| Output Active from End of Write | t _{WX} | 5 | — | 5 | — | ns |

- Notes:
1. A Write Cycle occurs during the overlap of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 2. \overline{OE} may be both high and low in a Write Cycle.
 3. t_{AS} is specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs last.
 4. t_W is an overlap time of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs first.
 6. t_{OTW} is specified by the time when DATA OUT is floating, not defined by output level.
 7. When I/O pins are Data output mode, don't force inverse signals to those pins.

WRITE CYCLE



LOW V_{CC} DATA RETENTION CHARACTERISTICS


(T_a = 0 ~ +70°C, unless otherwise noted)

| Parameter | Symbol | Conditions | Value | | | Unit |
|------------------------------------|------------------|--|--------------------|------|------|------|
| | | | Mix. | Typ. | Max. | |
| V _{CC} for Data Retention | V _{CCH} | CE ₁ ≥ V _{CC} - 0.2V, CE ₂ ≥ V _{CC} - 0.2V CE ₂ ≤ 0.2V | 2 | — | 5.5 | V |
| Data Retention Current | I _{CCH} | V _{CC} = 3V, CE ₁ ≥ V _{CC} - 0.2V CE ₂ ≥ V _{CC} - 0.2V V _{CC} = 3V, CE ₂ ≤ 0.2V | — | 1 | 50* | μA |
| CS to Data Retention Time | t _{SU} | — | 0 | — | — | ns |
| Operation Recovery Time | t _R | — | ** t _{RC} | — | — | ns |


* T_a = 0 to 40°C: 15 μA MAX

** t_{RC}: Read Cycle Time

\overline{CE}_1 CONTROL



CE_2 CONTROL



5

CAPACITANCE

($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

| Parameter | Symbol | Conditions | Value | | Unit |
|-------------------|-----------|-----------------------|-------|------|------|
| | | | Min. | Max. | |
| I/O Capacitance | $C_{I/O}$ | $V_{I/O} = 0\text{V}$ | — | 10 | pF |
| Input Capacitance | C_{IN} | $V_I = 0\text{V}$ | — | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.