Document Title

256Kx16 bit Low Power full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	July 26, 2002	Preliminary
0.1	Revised Added Commercial Product. Deleted 44-TSOP2-400R Package Type.	November 29, 2002	Preliminary
1.0	Finalized - Changed Icc from 10mA to 5mA - Changed Icc1 from 10mA to 7mA - Changed Icc2 from 50mA to 30mA - Changed IsB from 3mA to 0.4mA - Changed IDR(Commercial) from 15µA to 12µA - Changed IDR(industrial) from 20µA to 12µA - Changed IDR(Automotive) from 30µA to 25µA	September 16, 2003	Final
2.0	Revised - Added Lead-Free Products - Changed IsB1(Automotive) from 30μA to 60μA - Changed IDR(Automotive) from 25μA to 30μA	January 31, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



256Kx16 bit Low Power full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 256Kx16
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL compatible
- Package Type: 44-TSOP2-400F

PRODUCT FAMILY

GENERAL DESCRIPTION

The K6X4016C3F families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range and small package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


					ssipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	РКС Туре	
K6X4016C3F-B	Commercial(0~70°C)			20 µA			
K6X4016C3F-F	Industrial (-40~85°C)	4.5~5.5V 55 ¹⁾ /70ns		20 μΑ	30 mA	44-TSOP2-400F	
K6X4016C3F-Q	Automotive (-40~125°C)						

1. The parameter is measured with 50pF test load.

PIN DESCRIPTION

Name	Function	Name	Function
CS	Chip Select Input	LB	Lower Byte (I/O1~8)
OE	Output Enable Input	UB	Upper Byte(I/O9~16)
WE	Write Enable Input	Vcc	Power
A0~A17	Address Inputs	Vss	Ground
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Products(0~70°C)		Industrial Proc	lucts(-40~85°C)	Automotive Products(-40~125°C)			
Part Name	Function	Part Name	Function	Part Name	Function		
K6X4016C3F-TB55 K6X4016C3F-TB70 K6X4016C3F-UB55 ¹⁾ K6X4016C3F-UB70 ¹⁾	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL	K6X4016C3F-TF55 K6X4016C3F-TF70 K6X4016C3F-UF55 ¹⁾ K6X4016C3F-UF70 ¹⁾	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL	K6X4016C3F-TQ55 K6X4016C3F-TQ70 K6X4016C3F-UQ55 ¹⁾ K6X4016C3F-UQ70 ¹⁾	44-TSOP2-F, 55ns, L 44-TSOP2-F, 70ns, L 44-TSOP2-F, 55ns, L 44-TSOP2-F, 70ns, L		

1. Lead Free Product

FUNCTIONAL DESCRIPTION

CS	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
L	н	н	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	X ¹⁾	X ¹⁾	н	н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5V(max. 7.0V)	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
		0 to 70		K6X4016C3F-B
Operating Temperature	TA	-40 to 85	°C	K6X4016C3F-F
		-40 to 125		K6X4016C3F-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

 Commercial Product: TA=0 to 70°C, otherwise specified Industrial Product: TA=-40 to 85°C, otherwise specified

Automotive Product TA=-40 to 125°C, otherwise specified

2. Overshoot: Vcc+3.0V in case of pulse width \leq 30ns

3. Undershoot: -3.0V in case of pulse width \leq 30ns

4. Overshoot and undershoot are sampled, not 100% tested

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions	i	Min	Тур	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc			-	1	μΑ
Output leakage current	Ilo	CS=VIH or OE=VIH or WE=VIL, VIO=VS	ss to Vcc	-1	-	1	μΑ
Operating power supply current	lcc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Rea	=0mA, CS=VIL, VIN=VIL or VIH, Read			5	mA
Average operating current	ICC1	$\frac{Cycle \text{ time=1} \mu s, 100\% \text{ duty, } IiO=0mA}{CS \le 0.2V, V_{IN} \ge 0.2V \text{ or } V_{IN} \ge Vcc-0.2V}$			-	7	mA
	ICC2	Cycle time=Min, 100% duty, Iıo=0mA, CS=VıL, VıN=ViH or VıL			-	30	mA
Output low voltage	Vol	IOL=2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон=-1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs = VIL or VIH		-	-	0.4	mA
Standby Current(CMOS)			K6X4016C3F-B	-	-	20	μA
	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X4016C3F-F	-	-	20	μΛ
			K6X4016C3F-Q	-	-	60	μΑ



K6X4016C3F Family

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference) Input pulse level: 0.8 to 2.4V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load (See right): CL=100pF+1TTL CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS

(Vcc=4.5~5.5V, Commercial Product: TA=0 to 70°C, Industrial Product: TA=-40 to 85°C, Automotive Product : TA=-40 to 125°C,)

				Spee	d Bins		
Parameter List		Symbol	5	ōns	70	Ins	Units
			Min	Max	Min	Max	
	Read cycle time	tRC	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
Read	Output enable to low-Z output	tolz	5	-	5	-	ns
Read	$\overline{\text{LB}}$, $\overline{\text{UB}}$ enable to low-Z output	tBLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	OE disable to high-Z output	tонz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	LB, UB valid to data output	tBA	-	25	-	35	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	tAW	45	-	60	-	ns
	Write pulse width	tWP	45	-	55	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tDW	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tвw	45	-	60	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Тур	Мах	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V	2.0	-	5.5	V	
			K6X4016C3F-B			12	
Data retention current	Idr	Vcc=3.0V, CS≥Vcc-0.2V	K6X4016C3F-F		-	12	μA
			K6X4016C3F-Q			30	
Data retention set-up time	tSDR	See data retention wavefor	See data ratentian waveform			-	ms
Recovery time	trdr	See data retention waveloi	5	-	-	1115	




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low CS and low WE. A write begins when CS goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS goes high and WE goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the \overline{CS} going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.

DATA RETENTION WAVE FORM





K6X4016C3F Family

CMOS SRAM

PACKAGE DIMENSIONS

Units: millimeter(inch)



