

16K X 4 HIGH SPEED CMOS STATIC RAM

AUGUST 1990

FEATURES

- Very High Speed 15, 20, 25, 30 ns (Max.)
- · Fast output enable (tDOE) for cache applications
- · Automatic power-down when chip is deselected
- · CMOS Low Power Operation
 - 400mW (Typical) Operating
 - 55mW (Typical) TTL standby
 - 25µW (Typical) CMOS standby (L-version)
- · TTL compatible interface levels
- · Single 5V power supply
- · Fully static operation-no clock refresh required
- · Three state outputs
- Chip enable CE for simple memory expansion
- Data retention as low as 2V for battery back-up (L-version)

DESCRIPTION


The ISSI IS61C88 is a very high speed, low power, 16384 words by 4 bit static RAM. The device is fabricated using ISSI's high performance CMOS double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15ns with low power consumption.

When \overline{CE} is high the device assumes a standby with low power consumption mode at which the power dissipation can be reduced down to $25\mu W$ (typical) with CMOS input levels.


Easy memory expansion is provided by using an active low Chip Enable, \overline{CE} and three-state drivers. The IS61C88 has an active low Output Enable (\overline{OE}) feature.

The IS61C88 is packaged in the JEDEC standard 24 pin, 300 mil DIP and SOJ surface mount packages.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Integrated Silicon Solution, Inc.

680 Almanor Avenue, Sunnyvale, California 94086 (408) 733-4774 FAX (408) 245-4774

IS 61C88

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC output Current (low)	20	mΑ

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to 70°C	5V <u>+</u> 10%
Industrial	-40°C to 85°C	5V <u>+</u> 10%

Electrical Characteristics over Operating Range

	Description	Test Conditions		15		20	_	25 25		30 30	Units
Symbol	Description	lest conditions	MIN.	15 мах.		-L20 MIN. MAX.		MAX.	MIN.		
Vон	Output High Voltage	Vcc = Min., IoH = -4.0mA	2.4		2.4		2.4		2.4		٧
Vol	Output Low Voltage	Vcc = Min., lol = 8.0 mA		0.4		0.4		0.4		0.4	٧
Vін	Input High Voltage		2.2	Vcc	2.2	Vcc	2.2	Vcc	2.2	Vcc	٧
Vı∟	Input Low Voltage (2)		-0.5	0.8	-0.5	0.8	0.5	0.8	-0.5	0.8	٧
ILI	Input Leakage	GND ≤ Vin ≤ Vcc	-10	10	-10	10	-10	10	-10	10	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc, Output Disabled	-10	10	-10	10	-10	10	-10	10	μА
los	Output Short Circuit Current (1)	Vcc = Max., Vout = GND		-150		-150		-150		-150	mA
Icc ₁	Vcc Operating Supply Current	Vcc = Max., IOUT = 0mA, f = 0 (3)		160		140		120		120	mA
Icc ₂	Vcc Dynamic Operating Supply Current	Vcc = Max., IOUT = 0 mA, f = fmax. (3)		190		170		145		145	mA
ISB ₁	TTL Standby Current (TTL Inputs)	VCC = MAX., VIN = VIH OR VIL $\overline{CE} \ge VIH, f = 0 (3)$		40		30		25		20	mA
ISB ₂	CMOS Standby	Vcc = Max., CE ≥ Vcc -0.2V Vin ≥ Vcc -0.2V,		6		5		4		3	mA
1302	ONICO Standoy	VIN ≥ VCC -0.2V, OR VIN ≤ 0.2V, f = 0 (3)	L	100	L	100	L	100	L	100	μ A

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. $V_{\text{IL}} = -3.0V$ for pulse width less than 10ns.
- 3. At f = fmax address and data input are cycling at the maximum frequency, f = 0 means no input lines change.

Capacitance (1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	рF
Соит	Output Capacitance	Vout = 0V	7	рF

- 1. This parameter is guaranteed and not tested.
- 2. Test condition: TA = 25°C, f = 1MHz, Vcc = 5.0V

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	V _{cc} CURRENT
Not Selected (Power Down)	Х	Н	Х	High Z	Isb ₁ , Isb ₂
Output Disabled	Н	L	Н	High Z	lcc ₁ , lcc ₂
Read	Н	L	L	D оит	Icc ₁ , Icc ₂
Write	L	L	Х	Din	lcc ₁ , lcc ₂

Switching Characteristics Over Operating Range (1)

Symbol	Description		88-15 88-L15		IS61C88-20 IS61C88-L20		88-25 88-L25	IS61C88-30 IS61C88-L30		Units
Symbol	Description	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Office
READ CY	CLE									
tRC	Read Cycle Time	15		20		25		30		ns
tAA	Address Access Time		15		20		25		30	ns
tOHA	Output Hold Time	3		3		3		3		ns
tACE	CE Access Time		15		20		25		30	ns
tDOE	OE Access Time		7		7		9		12	ns
tLZOE	OE to Low Z Output	0_		0		0		0		ns
tHZOE(2)	OE to High Z Output		8		10		12		15	ns
tLZCE	CE to Low Z Output	3		3		3		3		ns
tHZCE(2)	CE to High Z Output		8		10	_	12		15	ns
tPU	CE to Power Up	0		0		0		0		ns
tPD	CE to Power Down		15		20		20		20	ns
WRITE C	YCLE (3)									
tWC	Write Cycle Time	15		20		25		30		ns
tSCE	CE to Write End	12		17		22		25		ns
tAW	Address Set-up Time to								i	
	Write End	12		15		20		25	<u></u>	ns
tHA	Address Hold from Write End	0		0		0		0	<u> </u>	ns
tSA	Address Set-up Time	0		0		0		0		ns
tPWE (4)	WE Pulse Width	10		12		15		18		ns
tSD	Data Set-up to Write End	9		10		12		15		ns
tHD	Data hold from Write End	0		0		0	_	0		ns
tHZWE (2)	WE LOW to High-Z Output		6		7		8		10	ns
tLZWE	WE HIGH to Low-Z Output	0_		0		0		0		ns


Notes:

- 1. Test conditions assume signal transition times of 5ns or less, timing reference levels of 1.5V, Input pulse levels of 0 to 3.0V and output loading specified in figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ± 500mV from steady state voltage.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ low. All signals must be in valid states to initiate a Write, but anyone can go inactive to terminate the Write. The Data input Setup and Hold timing are referenced to the rising edge of the signal that terminates the write.
- 4. Tested with OE high.
- 5. WE is high for a Read Cycle.
- 6. The device is continuously selected. \overline{OE} , \overline{CE} = VIL.
- 7. Address is valid prior to or coincident with $\overline{\text{CE}}$ Low transitions.
- 8. I/O will assume the High-Z state if OE=VIH.

AC TEST CONDITIONS


Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level	0V to 3.0V 5ns 1.5V
---	---------------------------

AC TEST LOADS




AC WAVEFORMS


READ CYCLE NO. 1 (Note 5,6)




READ CYCLE NO. 2 (Note 5,7)



WRITE CYCLE NO. 1 (WE controlled) (Note 3,8)




WRITE CYCLE NO. 2 (CE controlled) (Note 3,8)



DATA RETENTION CHARACTERISTICS (L Version only)

Parameter	Description	Test Conditions	Min.	Max.	Units
VDR	VCC for retention of data	VCC = 2.0V	2.0		V
ICCDR	Data retention current	CE ≥ VCC - 0.2V,		100	μ Α
tCDR	Chip deselect to data retention time	CMOS Inputs	0		ns
tR	Operation recovery time		tRC		ns
ILI	Input leakage current			2	μΑ

DATA RETENTION WAVEFORM



PIN DESCRIPTIONS

A₀ - A₁₃ Address Inputs

These 14 address inputs select one of the 16384 4-bit words in the RAM.

CE Chip Enable Input

CE is active Low. The chip enable must be active to read from or write to the device. If the chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE Output Enable Input

The ouput enable input is active Low. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the I/O pins. The I/O pins will be in the high-impedance state when $\overline{\sf OE}$ is inactive.

WE Write Enable Input

The write enable input is active Low and controls read and write operations. With the chip selected, when \overline{WE} is Low, Input data present on the I/O pins will be written into the selected memory location.


I/O - I/O3

These 4 bidirectional ports are used to read data from or write data into the RAM.


Vcc - Power

GND - Ground

24 PIN SOJ PACKAGE



24 Pin 300 MIL PLASTIC DIP Package



SPEED (ns)	ORDER PART NUMBER	PACKAGE	TEMPERATURE RANGE
15	IS61C88-15N	Plastic DIP - 300 mil	0°C to +70°C
15	IS61C88-15J	Plastic Small Outline J	0°C to +70°C
15 LOW	IS61C88-L15N	Plastic DIP - 300 mil	0°C to +70°C
15 POWER	IS61C88-L15J	Plastic Small Outline J	0°C to +70°C
20	IS61C88-20N	Plastic DIP - 300 mil	0°C to +70°C
20	IS61C88-20J	Plastic Small Outline J	0°C to +70°C
20 LOW	IS61C88-L20N	Plastic DIP - 300 mil	0°C to +70°C
20 POWER	IS61C88-L20J	Plastic Small Outline J	0°C to +70°C
25	IS61C88-25N	Plastic DIP - 300 mil	0°C to +70°C
25	IS61C88-25J	Plastic Small Outline J	0°C to +70°C
25 LOW	IS61C88-L25N	Plastic DIP - 300 mil	0°C to +70°C
25 POWER	IS61C88-L25J	Plastic Small Outline J	0°C to +70°C
30	IS61C88-30N	Plastic DIP - 300 mil	0°C to +70°C
30	IS61C88-30J	Plastic Small Outline J	0°C to +70°C
30 LOW	IS61C88-L30N	Plastic DIP - 300 mil	0°C to +70°C
30 POWER	IS61C88-L30J	Plastic Small Outline J	0°C to +70°C



2.65 V.€