National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.



Features

(Typical Unless Otherwise Noted)

Low offset voltage: 100 µV

High voltage gain: 140 dB

Improved latchup immunity

Instrumentation amplifier

Transducer amplifiers

Selected Military Applications

Selected Avionics Applications

Applications

D/A converter

Ultra low supply current: 16 µA/Amplifier

Output swing within 10 mV of supply rail, 100k load

Operates from 4.5V to 15V single supply

Input common-mode range includes V-

Photodiode and infrared detector preamplifier

Ultra low input bias current: 10 fA

Precision CMOS Quad Micropower Operational Amplifier

-

-

-

General Description

The LMC6064EP is a precision quad low offset voltage, micropower operational amplifier, capable of precision single supply operation. Performance characteristics include ultra low input bias current, high voltage gain, rail-to-rail output swing, and an input common mode voltage range that includes ground. These features, plus its low power consumption make the LMC6064EP ideally suited for battery powered applications.

Other applications using the LMC6064EP include precision full-wave rectifiers, integrators, references, sample-and-hold circuits, and true instrumentation amplifiers.

This device is built with National's advanced double-Poly Silicon-Gate CMOS process.

For designs that require higher speed, see the LMC6084 precision quad operational amplifier.

For single or dual operational amplifier with similar features, see the LMC6061 or LMC6062 respectively.

ENHANCED PLASTIC

- Extended Temperature Performance of -40°C to +85°C
- Baseline Control Single Fab & Assembly Site
- Process Change Notification (PCN)
- Qualification & Reliability Data
- Solder (PbSn) Lead Finish is standard
- Enhanced Diminishing Manufacturing Sources (DMS) Support

PATENT PENDING

Ordering Information

© 2011 National Semiconductor Corporation

Part NumberVID Part NumberNS Package Number (Note 3)LMC6064AIMEPV62/04748-01M14A(Note 1, Note 2)TBDTBD

Note 1: For the following (Enhanced Plastic) version, check for availability: LMC6064AIMEP, LMC6064IMEP, LM6064AIMXEP, LM6064IMXEP, LMC6064AIMEP, LMC6064IMEP, Parts listed with an "X" are provided in Tape & Reel and parts without an "X" are in Rails.


Note 2: FOR ADDITIONAL ORDERING AND PRODUCT INFORMATION, PLEASE VISIT THE ENHANCED PLASTIC WEB SITE AT: www.national.com/ mil

Note 3: Refer to package details under Physical Dimensions

201144 Version 2 Revision 3 Print Date/Time: 2011/08/30 23:14:26


201144

Connection Diagram



Top View

Low-Leakage Sample and Hold



Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Differential Input Voltage	±Supply Voltage
Voltage at Input/Output Pin	(V+) +0.3V,
	(V⁻) –0.3V
Supply Voltage (V+ – V-)	16V
Output Short Circuit to V+	(Note 14)
Output Short Circuit to V-	(<i>Note 5</i>)
Lead Temperature	
(Soldering, 10 sec.)	260°C
Storage Temp. Range	–65°C to +150°C
Junction Temperature	150°C

ESD Tolerance (<i>Note 7</i>)	2 kV
Current at Input Pin	±10 mA
Current at Output Pin	±30 mA
Current at Power Supply Pin	40 mA
Power Dissipation	(<i>Note 6</i>)

LMC6064EP

Operating Ratings (Note 4)

Temperature Range LMC6064AIEP, LMC6064IEP	–40°C ≤ T _J ≤ +85°C
Supply Voltage	$4.5 V \leq V^+ \leq 15.5 V$
Thermal Resistance (θ_{JA}) (<i>Note 15</i>)	
14-Pin Molded DIP	81°C/W
14-Pin SO	126°C/W
Power Dissipation	(Note 13)

DC Electrical Characteristics	Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. Boldface limits
apply at the temperature extremes. $V^+ = 5V$, $V^- =$	$0V, V_{CM} = 1.5V, V_{O} = 2.5V$ and $R_{I} > 1M$ unless otherwise specified. (<i>Note 16</i>)

Symbol	Parameter	Conditions		Typ (<i>Note 8</i>)	LMC6064AIEP Limit	LMC6064IEP Limit	Units
					(Note 9)	(Note 9)	
V _{OS}	Input Offset Voltage			100	350	800	μV
	_				900	1300	Max
TCV _{OS}	Input Offset Voltage			1.0			μV/°C
	Average Drift						
I _B	Input Bias Current			0.010			pА
					4	4	Max
I _{OS}	Input Offset Current			0.005			pА
					2	2	Max
R _{IN}	Input Resistance			>10			Tera Ω
CMRR	Common Mode	$0V \le V_{CM} \le 12.0V$		85	75	66	dB
	Rejection Ratio	V+ = 15V			72	63	Min
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$		85	75	66	dB
	Rejection Ratio	$N_{\rm O} = 2.5 \mathbf{V}$			72	63	Min
-PSRR	Negative Power Supply	0V ≤ V- ≤ -10V		100	84	74	dB
	Rejection Ratio				81	71	Min
V _{CM}	Input Common-Mode	V ⁺ = 5V and 15V		-0.4	-0.1	-0.1	V
	Voltage Range	for CMRR ≥ 60 dB			0	0	Max
				V+ – 1.9	V+ - 2.3	V+ - 2.3	V
					V+ – 2.5	V+ – 2.5	Min
A _V	Large Signal	R _L = 100 kΩ (<i>Note 10</i>)	Sourcing	4000	400	300	V/mV
	Voltage Gain				300	200	Min
			Sinking	3000	180	90	V/mV
					100	60	Min
		R _L = 25 kΩ	Sourcing	3000	400	200	V/mV
		(Note 10)			150	80	Min
			Sinking	2000	100	70	V/mV
					50	35	Min

Symbol	Parameter	Conditions	Тур (<i>Note 8</i>)	LMC6064AIEP Limit (<i>Note 9</i>)	LMC6064IEP Limit (<i>Note 9</i>)	Unite
Vo	Output Swing	V+ = 5V	4.995	4.990	4.950	V
0		$R_{\rm I} = 100 \ \rm k\Omega \ to \ 2.5V$		4.980	4.925	Min
			0.005	0.010	0.050	V
				0.020	0.075	Max
		V+ = 5V	4.990	4.975	4.950	V
		$R_L = 25 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		4.965	4.850	Min
			0.010	0.020	0.050	V
				0.035	0.150	Max
		V+ = 15V	14.990	14.975	14.950	V
		$R_L = 100 \text{ k}\Omega \text{ to } 7.5 \text{V}$		14.965	14.925	Min
			0.010	0.025	0.050	V
				0.035	0.075	Max
		V+ = 15V	14.965	14.900	14.850	V
		$R_L = 25 \text{ k}\Omega \text{ to } 7.5 \text{V}$		14.850	14.800	Min
			0.025	0.050	0.100	V
				0.150	0.200	Max
I _O	Output Current	Sourcing, $V_0 = 0V$	22	16	13	mA
	V+ = 5V			10	8	Min
		Sinking, V _O = 5V	21	16	16	mA
				8	8	Min
I _O	Output Current	Sourcing, $V_0 = 0V$	25	15	15	mA
	V+ = 15V			10	10	Min
		Sinking, V _O = 13∨	26	20	20	mA
		(Note 14)		8	8	Min
I _S	Supply Current	All Four Amplifiers	64	76	92	μA
		$V^+ = +5V, V_0 = 1.5V$		92	112	Max
		All Four Amplifiers		94	114	μA
		$V^+ = +15V, V_0 = 7.5V$	80	110	132	Max

AC Electrical Characteristics Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, Boldface limits apply at the temperature extremes. V⁺ = 5V, V⁻ = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified. (*Note 16*)

Symbol	Parameter	Conditions	Typ (<i>Note 8</i>)	LMC6064AIEP Limit	LMC6064IEP Limit	Units
SR	Slew Rate	(Note 11)	35	(<i>Note 9</i>) 20	(<i>Note 9</i>) 15	V/ms
				10	7	Min
GBW	Gain-Bandwidth Product		100			kHz
θ _m	Phase Margin		50			Deg
	Amp-to-Amp Isolation	(Note 12)	155			dB
e _n	Input-Referred Voltage Noise	F = 1 kHz	83			nV⁄l√ Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.0002			pA⁄l∕ Hz
T.H.D.	Total Harmonic Distortion	F = 1 kHz, A _V = –5				
		$R_L = 100 k\Omega, V_O = 2 V_{PP}$ ±5V Supply	0.01			%

Note 4: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 5: Applies to both single-supply and split-supply operation. Continous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 6: The maximum power dissipation is a function of $T_{J(Max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_J (Max) - T_A)/\theta_{JA}$.

Note 7: Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Note 8: Typical values represent the most likely parametric norm.

Note 9: All limits are guaranteed by testing or statistical analysis.

Note 10: V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, $7.5V \le V_O \le 11.5V$. For Sinking tests, $2.5V \le V_O \le 7.5V$.

Note 11: V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 12: Input referred V⁺ = 15V and R_L = 100 k Ω connected to 7.5V. Each amp excited in turn with 100 Hz to produce V₀ = 12 V_{PP}.


Note 13: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.

Note 14: Do not connect output to V^+ , when V^+ is greater than 13V or reliability witll be adversely affected.

Note 15: All numbers apply for packages soldered directly into a PC board.


Note 16: "Testing and other quality control techniques are used to the extent deemed necessary to ensure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific PARAMETRIC testing, product performance is assured by characterization and/or design."


Typical Performance Characteristics




1.2

10







Applications Hints AMPLIFIER TOPOLOGY

The LMC6064EP incorporates a novel op-amp design topology that enables it to maintain rail-to-rail output swing even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LM-C6064EP both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LM-C6064EP.

Although the LMC6064EP is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.


When high input impedances are demanded, guarding of the LMC6064EP is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor. Place a capacitor, C_{f} , around the feedback resistor (as in *Figure 1*) such that:

$$\frac{1}{2\pi R_1 C_{\text{IN}}} \ge \frac{1}{2\pi R_2 C_{\text{f}}}$$
or

$R_1 C_{IN} \leq R_2 C_f$

Since it is often difficult to know the exact value of $C_{\rm IN}$, $C_{\rm f}$ can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and the LMC662 for a more detailed discussion on compensating for input capacitance.






CAPACITIVE LOAD TOLERANCE

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominate pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see typical curves).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 2.



20114405

FIGURE 2. LMC6064EP Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of *Figure 2*, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 3*). Typically a pull up resistor conducting 10 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




FIGURE 3. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6064EP, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6064EP's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals etc. connected to the op-amp's inputs, as in Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 1012Ω, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the LMC6064EP's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See Figure 5 for typical connections of guard rings for standard op-amp configurations.




FIGURE 4. Example of Guard Ring in P.C. Board Layout Latchup

CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR effects. The (I/O) input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMC6064EP





FIGURE 5. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 6*.

and LMC6082 are designed to withstand 100 mA surge current on the I/O pins. Some resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply pins will also inhibit latchup susceptibility.




(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).


FIGURE 6. Air Wiring

Typical Single-Supply Applications


$(V^+ = 5.0 V_{DC})$


The extremely high input impedance, and low power consumption, of the LMC6064EP make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers. Figure 7 shows an instrumentation amplifier that features high differential and common mode input resistance (>10¹⁴Ω), 0.01% gain accuracy at A_V = 100, excellent CMRR with 1 kΩ imbalance in bridge source resistance. Input current is less than 100 fA and offset drift is less than 2.5 μ V/°C. R₂ provides a simple means of adjusting gain over a wide range without degrading CMRR. R₇ is an initial trim used to maximize CMRR without using super precision matched resistors. For good CMRR over temperature, low drift resistors should be used.












www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS, PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com