

# 64Kb (8K x 8) ZEROPOWER® SRAM

- INTEGRATED ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT and BATTERY
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z59: 4.50V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75V
  - M48Z59Y: 4.20V ≤ V<sub>PFD</sub> ≤ 4.50V
- SELF-CONTAINED BATTERY in the CAPHAT DIP PACKAGE
- PACKAGING INCLUDES a 28-LEAD SOIC and SNAPHAT® TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP which CONTAINS the BATTERY and CRYSTAL
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 8K x 8 SRAMs

#### DESCRIPTION

The M48Z59/59Y ZEROPOWER® RAM is an 8K x 8 non-volatile static RAM that integrates power-fail deselect circuitry and battery control logic on a single die. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory solution.

**Table 1. Signal Names** 

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
RST	Power Fail Reset Ouput (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
w	Write Enable
Vcc	Supply Voltage
V <sub>SS</sub>	Ground




Figure 1. Logic Diagram




Figure 2A. DIP Pin Connections




Figure 2B. SOIC Pin Connections




Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit	
TA	Ambient Operating Temperature	0 to 70	°C	
T <sub>STG</sub>	Storage Temperature (VCC Off)	-40 to 85	°C	
T <sub>SLD</sub> (2)	Lead Solder Temperature for 10 seconds	260	°C	
VIO	Input or Output Voltages	-0.3 to 7	V	
Vcc	Supply Voltage	0.3 to 7	V	
Io Output Current		20	mA	
PD	Power Dissipation	1	w	

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.


Table 3. Operating Modes (1)

Mode	Vcc	E1	E2	G	w	DQ0-DQ7	Power
Deselect	4.75V to 5.5V or 4.5V to 5.5V	$V_{IH}$	x	х	×	High Z	Standby
Deselect		X	VIL	х	×	High Z	Standby
Write		ViL	ViH	Х	ViL	Din	Active
Read	4.54 10 5.54	V <sub>IL</sub>	ViH	ViL	ViH	D <sub>OUT</sub>	Active
Read		ViL	VIH	ViH	ViH	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) (2)	X	х	х	х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub>	Х	х	х	х	High Z	Battery Back-up Mode

Notes: 1.  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery Back-up Switchover Voltage.$ 

2. See Table 7 for details.

Figure 3. Block Diagram



#### **DESCRIPTION** (cont'd)

The M48Z59/59Y is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHAT™ houses the M48Z59/59Y silicon with a long life lithium button cell in a single package.

The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surfacemounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form.

**Table 4. AC Measurement Conditions** 

····	
Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 5. Capacitance (1, 2)

(TA = 25 °C)

Symbol	Parameter	Test Condition	Min	Max	Unit
Cin	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>1O</sub> (3)	Input / Output Capacitance	V <sub>OUT</sub> = 0V		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V.

Sampled only, not 100% tested.
Outputs deselected.

.

Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit	
I <sub>L1</sub> (1)	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μΑ	
luo <sup>(1)</sup>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±5	μА	
lcc	Supply Current Outputs open			50	mA	
lcc1	Supply Current (Standby) TTL	E1 = V <sub>IH</sub> , E2 = V <sub>IL</sub>		3	mA	
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$E1 = V_{CC} - 0.2V$ , $E2 = V_{SS} + 0.2V$		3	mA	
VIL	Input Low Voltage		-0.3	0.8	٧	
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V	
VOL	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	٧	
VOL	Output Low Voltage (RST) (2)	I <sub>OL</sub> = 10mA		0.4	٧	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V	

Notes: 1. Outputs Deselected.

2. The RST pin is Open Drain.

Table 7. Power Down/Up Trip Points DC Characteristics (1) (T<sub>A</sub> = 0 to 70°C)

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail Deselect Voltage (M48Z59/59Y)	4.5	4.6	4.75	V
V <sub>PFD</sub>	Power-fail Deselect Voltage (M48Z59/59YY)	4.2	4.35	4.5	٧
V <sub>SO</sub>	Battery Back-up Switchover Voltage		3.0		V
t <sub>DR</sub> <sup>(2)</sup>	Expected Data Retention Time	10			YEARS

Notes: 1. All voltages referenced to Vss.

2. At 25 °C

### **DESCRIPTION** (cont'd)

For the 28 lead SOIC, the battery package (i.e. SNAPHAT) part number is "M4Z28-BR00SH1".

A power-on reset output provides a reset pulse to the microprocessor. The reset pulls low (open drain) an power-down and remains low on powerup for 40ms to 200ms after V<sub>CC</sub> passes V<sub>PFD</sub>. The M48Z59/59Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data until valid power returns.

Table 8. Power Down/Up Mode AC Characteristics


 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

Symbol	Parameter	Min	Max	Unit
tpD	E1 or W at V <sub>IH</sub> or E2 at V <sub>IL</sub> before Power Down	0		μs
t∈ <sup>(1)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	300		μs
t <sub>FB</sub> <sup>(2)</sup>	V <sub>PFD</sub> (min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	10		μs
t <sub>B</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10		μs
t <sub>RB</sub>	V <sub>SO</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time	1		μS
trec	V <sub>PFD</sub> (max) to RST High	40	200	ms

Notes: 1. V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

2. V<sub>PFD</sub> (min) to V<sub>SO</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.

Figure 5. Power Down/Up Mode AC Waveforms



### **READ MODE**

The M48Z59/59Y is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high,  $\overline{E1}$  (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. Valid data will be available at the Data I/O pins within Address Access time (tayov) after the last address input signal is stable, providing that the  $\overline{E1}$ , E2, and  $\overline{G}$  access times are also satisfied. If the  $\overline{E1}$ , E2 and  $\overline{G}$  access times are not met, valid data will be available after

the latter of the Chip Enable Access times (t<sub>E1LOV</sub> or t<sub>E2HOV</sub>) or Output Enable Access time (t<sub>GLOV</sub>).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E1}$ , E2 and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E1}$ , E2 and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time  $(t_{AXQX})$  but will go indeterminate until the next Address Access.


**Table 9. Read Mode AC Characteristics** 

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

		M48Z59 /	M48Z59Y		
Symbol	Parameter	-7	Unit		
		Min	Max		
t <sub>AVAV</sub>	Read Cycle Time	70		ns	
tavqv (1)	Address Valid to Output Valid		70	ns	
terlov (1)	Chip Enable 1 Low to Output Valid		70	ns	
t <sub>E2HQV</sub> (1)	Chip Enable 2 High to Output Valid		70	ns	
t <sub>GLQV</sub> (1)	Output Enable Low to Output Valid		35	ns	
t <sub>E1LQX</sub> (2)	Chip Enable 1 Low to Output Transition	5		ns	
t <sub>E2HQX</sub> (2)	Chip Enable 2 High to Output Transition	5		ns	
t <sub>GLOX</sub> (2)	Output Enable Low to Output Transition	5		ns	
t <sub>E1HQZ</sub> (2)	Chip Enable 1 High to Output Hi-Z		25	ns	
t <sub>E2LOZ</sub> (2)	Chip Enable 2 Low to Output Hi-Z		25	ns	
t <sub>GHQZ</sub> <sup>(2)</sup>	Output Enable High to Output Hi-Z		25	ns	
t <sub>AXQX</sub> (1)	Address Transition to Output Transition	10		ns	

Notes: 1.  $C_L = 100$ pF (see Figure 4). 2.  $C_L = 5$ pF (see Figure 4).

Figure 6. Read Mode AC Waveforms



Note: Write Enable  $(\overline{W}) = High$ .

## Table 10. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

	1	M48Z59 /	M48Z59 / M48Z59Y -70		
Symbol	Parameter	-7			
		Min	Max		
tavav	Write Cycle Time	70		ns	
tavwl	Address Valid to Write Enable Low	0		ns	
tave1L	Address Valid to Chip Enable 1 Low	0		ns	
tave2H	Address Valid to Chip Enable 2 High	0		ns	
twwn	Write Enable Pulse Width	50		ns	
t <sub>E1LE1</sub> H	Chip Enable 1 Low to Chip Enable 1 High	55		ns	
t <sub>E2HE2L</sub>	Chip Enable 2 High to Chip Enable 2 Low	55		ns	
twhax	Write Enable High to Address Transition	0		ns	
t <sub>E1HAX</sub>	Chip Enable 1 High to Address Transition	0		ns	
t <sub>E2LAX</sub>	Chip Enable 2 Low to Address Transition	0		ns	
t <sub>DVWH</sub>	Input Valid to Write Enable High	30		ns	
t <sub>DVE1H</sub>	Input Valid to Chip Enable 1 High	30		ns	
t <sub>DVE2L</sub>	Input Valid to Chip Enable 2 Low	30		ns	
twnox	Write Enable High to Input Transition	5		ns	
t <sub>E1HDX</sub>	Chip Enable 1 High to Input Transition	5		ns	
t <sub>E2LDX</sub>	Chip Enable 2 Low to Input Transition	5		ns	
tw.caz (1, 2)	Write Enable Low to Output Hi-Z		25	ns	
tavwh	Address Valid to Write Enable High	60		ns	
tave1H	Address Valid to Chip Enable 1 High	60		ns	
tave2L	Address Valid to Chip Enable 2 Low	60		ns	
tw+qx (1.2)	Write Enable High to Output Transition	5		ns	

Notes: 1.  $C_L = 5pF$  (see Figure 4).

<sup>2.</sup> If  $\overline{\text{E1}}$  goes low or  $\overline{\text{E2}}$  high simultaneously with  $\overline{\text{W}}$  going low, the outputs remain in the high impedance state.

Figure 7. Write Enable Controlled, Write AC Waveforms





Figure 8. Chip Enable Controlled, Write AC Waveforms



#### WRITE MODE

The M48Z59/59Y is in the Write Mode whenever W and E1 are low and E2 is high. The start of a write is referenced from the latter occurring falling edge of W or E1, or the rising edge of E2. A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E1}$ , or the falling edge of E2. The addresses must be held valid throughout the cycle. E1 or W must return high or E2 low for a minimum of telhax or tellax from Chip Enable or twhax from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid town prior to the end of write and remain valid for twhDx afterward. G should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on E1 and G and a high on E2, a low on W will disable the outputs twLQZ after W falls.

#### **DATA RETENTION MODE**

With valid V<sub>CC</sub> applied, the M48Z59/59Y operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub>(max), V<sub>PFD</sub>(min) window. All outputs become high impedance, and all inputs are treated as "don't care."

**Note:** A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below VPFD(min), the user can be assured the memory will be in a write protected state, provided the V<sub>CC</sub> fall time is not less than t<sub>F</sub>. The M48Z59/59Y may respond to transient noise spikes on V<sub>CC</sub> that reach into the deselect window during the time the device is sampling V<sub>CC</sub>. Therefore, decoupling of the power supply lines is recommended.

When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal battery which preserves data. The internal button cell will maintain data in the M48Z59/59Y for an accumulated period of at least 10 years when V<sub>CC</sub> is less than V<sub>SO</sub>. As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub>. Write protection continues for t<sub>REC</sub> until V<sub>CC</sub> reaches V<sub>PFD</sub>(min). E1 should be kept high or E2 low as V<sub>CC</sub> rises past V<sub>PFD</sub>(min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume t<sub>REC</sub> after V<sub>CC</sub> exceeds V<sub>PFD</sub>(max).

For more information on Battery Storage Life refer to the Application Note AN1012.

#### POWER-ON RESET


The M48Z59/59Y continuously monitors V<sub>CC</sub>. When V<sub>CC</sub> falls to the power fail detect trip point, the RST pulls low (open drain) and remains low on power-up for 40ms to 200ms after V<sub>CC</sub> passes V<sub>PFD</sub>. A  $1k\Omega$  resistor is recommended in order to control the rise-time. The reset pulse remains active with V<sub>CC</sub> at V<sub>SS</sub>.

### POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION


 $l_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1μF (as shown in Figure 9) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{\rm CC}$  that drive it to values below  $V_{\rm SS}$  by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from  $V_{\rm CC}$  to  $V_{\rm SS}$  (cathode connected to  $V_{\rm CC}$ , anode to  $V_{\rm SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 9. Supply Voltage Protection



#### ORDERING INFORMATION SCHEME



Notes: 1. The M48Z59 part is offered with the PCDIP28 (i.e. CAPHAT) package only.


 The SOIC package (SOH28) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4Z28-BR00SH1" in plastic tube or "M4Z28-BR00SH1TR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery package "M4Z28-BR00SH1" in conductive foam since this will drain the lithium button-cell battery.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

# PCDIP28 - 28 pin Plastic DIP, battery CAPHAT

Symb		mm		inches			
Synto	Тур	Min	Max	Тур	Min	Max	
Α		8.89	9.65		0.350	0.380	
A1		0.38	0.76		0.015	0.030	
<b>A</b> 2		8.38	8.89		0.330	0.350	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		39.37	39.88		1.550	1.570	
E		17.83	18.34		0.702	0.722	
e1		2.29	2.79		0.090	0.110	
e3		29.72	36.32		1.170	1.430	
eA		15.24	16.00		0.600	0.630	
L		3.05	3.81		0.120	0.150	
N		28			28		




Drawing is not to scale.



# SOH28 - 28 lead Plastic Small Outline, battery SNAPHAT


Symb		mm			inches	
	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	√ 0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С	_	0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27		_	0.050	_	
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		O°	8°		O <sub>e</sub>	8°
N		28		28		
СР			0.10			0.004



Drawing is not to scale.

# SH - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090



Drawing is not to scale.

