


SN54LS171, SN74LS171 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

DECEMBER 1983 – REVISED MARCH 1988

- Contains Four Flip-Flops with Double Rail Outputs
- Buffered Clock and Clear Inputs
- Individual Data Inputs to Each Flip-Flop

SN54LS171 . . . J OR W PACKAGE
SN74LS171 . . . D OR N PACKAGE

(TOP VIEW)




description

These monolithic, positive-edge triggered flip-flops utilize the latest low-power Schottky circuitry to implement D-type flip-flop logic. They have a direct clear input and complementary outputs from each flip-flop.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

SN54LS171 . . . FK PACKAGE
(TOP VIEW)




NC-No internal connection

FUNCTION TABLE
(EACH FLIP-FLOP)

INPUTS		OUTPUTS	
CLR	CLK	D	Q \bar{Q}
L	X	X	L H
H	↑	H	H L
H	↑	L	L H
H	L	X	Q ₀ \bar{Q}_0

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2

TTL Devices

SN54LS171, SN74LS171
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]			SN54LS171			SN74LS171			UNIT
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	Input clamp voltage	V _{CC} = MIN, V _I = -18 mA			-1.5			-1.5		V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX	I _{OL} = 4 mA	0.25	0.4		0.25	0.4		V
			I _{OL} = 8 mA				0.35	0.5		V
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V			0.1			0.1		mA
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7 V			20			20		μA
I _{IIL}	Low-level input current	D inputs All others	V _{CC} = MAX, V _I = 0.4 V		-0.4			-0.4		mA
I _{OSS}	Short-circuit output current				-0.2			-0.2		mA
I _{CC}	Supply current	V _{CC} = MAX, See Note 1		-20	-100	-20	-100			mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

NOTE 1: I_{CC} is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			'LS171			UNIT
						MIN	TYP	MAX	
t _{max}						20	30		MHz
t _{PLH}	CLK	Q, \bar{Q}				15	25		ns
t _{PHL}			R _L = 2 kΩ, C _L = 15 pF			18	30		ns
t _{PLH}	CLR	Q				18	30		ns
t _{PHL}						24	40		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

2

TTL Devices