Document Title

256Kx4 High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Range.

Revision History

<u>Rev.No.</u>	History	Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Design Target.	Jan. 18th, 1995	Design Target
Rev. 1.0	Release to Preliminary Data Sheet. 1.1. Replace Design Target to Preliminary	Apr. 22th, 1995	Preliminary
Rev. 2.0	Release to final Data Sheet. 2.1. Delete Preliminary	Feb. 29th, 1996	Final
Rev. 3.0	Add Low Power Product and update D.C parameters.3.1. Add Low Power Products with Isb1=0.5mA and Data Retention Mode(L-ver. only)3.2. Update D.C parametersItemsPrevious spec. (12/15/17/20ns part)Icc160/155/150/145mAIsb30mA20mAIsb110mA	Jul. 16th, 1996	Final
Rev. 4.0	 Add Industrial Temperature Range parts 4.1. Add Industrial Temperature Range parts with the same parameters as Commercial Temperature Range parts. 4.1.1. Add KM64V1003AI/ALI parts for Industrial Temperature Range. 4.1.2. Add ordering information. 4.1.3. Add the condition for operating at Industrial Temp. Range. 4.2. Add timing diagram to define twp as "(Timing Wave Form of Write Cycle(CS=Controlled)" 	Jun. 2nd, 1997	Final
Rev. 5.0	 5.1. Delete L-version. 5.2. Delete Data Rentention Characteristics and Wavetorm. 5.3. Delete 17ns Part 5.4. Delete TSOP2 Package 5.5. Delete Industrial Temperature Range Part 5.6. Add Capacitive load of the test environment in A.C test load 	Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 4 Bit(with OE) High-Speed CMOS Static RAM(3.3V Operating)


FEATURES

- Fast Access Time 12, 15, 20ns(Max.)
- Low Power Dissipation
 Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)
 Operating KM64V1003A - 12 : 130mA(Max.) KM64V1003A - 15 : 125mA(Max.) KM64V1003A - 20 : 120mA(Max.)
- Single 3.3 ± 0.3 V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM64V1003AJ : 32-SOJ-400

GENERAL DESCRIPTION

PIN CONFIGURATION(Top View)

The KM64V1003A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64V1003A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V1003A is packaged in a 400 mil 32-pin plastic SOJ.




FUNCTIONAL BLOCK DIAGRAM

Clk Gen.

Ao

A1



Pre-Charge Circuit

PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc + 0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

* VIL(Min) = -2.0V a.c(Pulse Width≤10ns) for I≤20mA

** VIH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	L	VIN = Vss to Vcc		-2	2	μA
Output Leakage Current	ILO	$\overline{CS}=VIH \text{ or } \overline{OE}=VIH \text{ or } \overline{WE}=VIL$ $VOUT = VSS \text{ to } VCC$	-2	2	μΑ	
Operating Current Icc Min. Cycle, 100% Duty		12ns	-	130	mA	
		\overline{CS} =VIL, VIN = VIH or VIL, IOUT=0mA	15ns	-	125	-
		20ns		-	120	-
Standby Current	ISB	Min. Cycle, CS=V⊮		-	20	mA
	ISB1	f=0MHz,		-	5	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	Іон=-4mA		2.4	-	V

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* NOTE : Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)


TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(B)

Output Loads(A)





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64V1	003A-12	KM64V1	003A-15	KM64V1	003A-20	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tонz	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	12	-	15	-	20	ns




WRITE CYCLE


Parameter	Symbol	KM64V1	003A-12	KM64V1003A-15		KM64V1003A-20		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	tWP	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	12	-	15	-	20	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- All read cycle timing is referenced from the last valid address to the first transition address.
 tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or Vol levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured space ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

- 6. Device is continuously selected with CS=VIL.
 7. Address valid prior to coincident with CS transition low.
 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
 A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
 9. Destrict the second data of the active advances

9. Dout is the read data of the new address.

10.When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	ŌĒ	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc

* NOTE : X means Don't Care.



PACKAGE DIMENSIONS

32-SOJ-400

Units:millimeters/Inches

