

**Document Title**

**256Kx4 High Speed Static RAM(3.3V Operating), Revolutionary Pin out.  
Operated at Commercial and Industrial Temperature Range.**

**Revision History**

<u>Rev.No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>												
Rev. 0.0	Initial release with Design Target.	Jan. 18th, 1995	Design Target												
Rev. 1.0	Release to Preliminary Data Sheet. 1.1. Replace Design Target to Preliminary	Apr. 22th, 1995	Preliminary												
Rev. 2.0	Release to final Data Sheet. 2.1. Delete Preliminary	Feb. 29th, 1996	Final												
Rev. 3.0	Add Low Power Product and update D.C parameters. 3.1. Add Low Power Products with Isb1=0.5mA and Data Retention Mode(L-ver. only) 3.2. Update D.C parameters	Jul. 16th, 1996	Final												
	<table border="1"> <thead> <tr> <th>Items</th> <th>Previous spec. (12/15/17/20ns part)</th> <th>Updated spec. (12/15/17/20ns part)</th> </tr> </thead> <tbody> <tr> <td>Icc</td> <td>160/155/150/145mA</td> <td>130/125/125/120mA</td> </tr> <tr> <td>Isb</td> <td>30mA</td> <td>20mA</td> </tr> <tr> <td>Isb1</td> <td>10mA</td> <td>5mA</td> </tr> </tbody> </table>	Items	Previous spec. (12/15/17/20ns part)	Updated spec. (12/15/17/20ns part)	Icc	160/155/150/145mA	130/125/125/120mA	Isb	30mA	20mA	Isb1	10mA	5mA		
Items	Previous spec. (12/15/17/20ns part)	Updated spec. (12/15/17/20ns part)													
Icc	160/155/150/145mA	130/125/125/120mA													
Isb	30mA	20mA													
Isb1	10mA	5mA													
Rev. 4.0	Add Industrial Temperature Range parts 4.1. Add Industrial Temperature Range parts with the same parameters as Commercial Temperature Range parts. 4.1.1. Add KM64V1003AI/ALI parts for Industrial Temperature Range. 4.1.2. Add ordering information. 4.1.3. Add the condition for operating at Industrial Temp. Range. 4.2. Add timing diagram to define tWP as "(Timing Wave Form of Write Cycle(CS=Controlled))"	Jun. 2nd, 1997	Final												
Rev. 5.0	5.1. Delete L-version. 5.2. Delete Data Retention Characteristics and Wavetorm. 5.3. Delete 17ns Part 5.4. Delete TSOP2 Package 5.5. Delete Industrial Temperature Range Part 5.6. Add Capacitive load of the test environment in A.C test load	Feb. 25th, 1998	Final												

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

**256K x 4 Bit(with  $\overline{OE}$ ) High-Speed CMOS Static RAM(3.3V Operating)**


**FEATURES**

- Fast Access Time 12, 15, 20ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 20mA(Max.)
  - (CMOS) : 5mA(Max.)
  - Operating KM64V1003A - 12 : 130mA(Max.)
  - KM64V1003A - 15 : 125mA(Max.)
  - KM64V1003A - 20 : 120mA(Max.)
- Single 3.3 ± 0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
  - KM64V1003AJ : 32-SOJ-400


**GENERAL DESCRIPTION**

The KM64V1003A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64V1003A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V1003A is packaged in a 400 mil 32-pin plastic SOJ.

**FUNCTIONAL BLOCK DIAGRAM**



**PIN CONFIGURATION(Top View)**



**PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 4.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**(T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> + 0.3**	V
Input Low Voltage	V <sub>IL</sub>	-0.3*	-	0.8	V

\* V<sub>IL</sub>(Min) = -2.0V a.c(Pulse Width≤10ns) for I<sub>L</sub>≤20mA

\*\* V<sub>IH</sub>(Max) = V<sub>CC</sub> + 2.0V a.c (Pulse Width≤10ns) for I<sub>L</sub>≤20mA

**DC AND OPERATING CHARACTERISTICS**(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA	
Operating Current	I <sub>CC</sub>	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$ , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0mA	12ns	-	130	mA
			15ns	-	125	
			20ns	-	120	
Standby Current	I <sub>SB</sub>	Min. Cycle, $\overline{CS}=V_{IH}$	-	20	mA	
	I <sub>SB1</sub>	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$ , V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V	-	5		
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =8mA	-	0.4	V	
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-4mA	2.4	-	V	

**CAPACITANCE\***( T<sub>A</sub>=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF


\* NOTE : Capacitance is sampled and not 100% tested.

**AC CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{CC}=3.3\pm 0.3\text{V}$ , unless otherwise noted.)

**TEST CONDITIONS**


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)

for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

**READ CYCLE**


Parameter	Symbol	KM64V1003A-12		KM64V1003A-15		KM64V1003A-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	12	-	15	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM64V1003A-12		KM64V1003A-15		KM64V1003A-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	12	-	15	-	20	-	ns
Chip Select to End of Write	tCW	8	-	10	-	12	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8	-	10	-	12	-	ns
Write Pulse Width( $\overline{OE}$ High)	tWP	8	-	10	-	12	-	ns
Write Pulse Width( $\overline{OE}$ Low)	tWP1	12	-	15	-	20	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )




TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )




NOTES(READ CYCLE)

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
4. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device.
5. Transition is measured space  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS} = V_{IL}$ .
7. Address valid prior to coincident with  $\overline{CS}$  transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE} = \text{Clock}$ )



TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE} = \text{Low Fixed}$ )



TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$ =Controlled)



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{AS}$  is measured from the address valid to the beginning of write.
5.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	I <sub>CC</sub>
L	H	L	Read	DOUT	I <sub>CC</sub>
L	L	X	Write	DIN	I <sub>CC</sub>

\* NOTE : X means Don't Care.

PACKAGE DIMENSIONS

32-SOJ-400

Units: millimeters/Inches

