PRELIMINARY

11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11



PI6C9930

Zero-Delay Clock Buffer

Features

- · Zero input to output delay
- · Seven copies of the REF input divided by 2
- · Seven copies of REF input plus one REFx2
- 15 80 MHz output operation
- 50% duty cycle
- Low skew (< 250 ps pin to pin)
- Vcc = $3.3V \pm 0.3V$, TA = 0° to 70°
- Low jitter (< 200 ps peak to peak)
- · Low noise balanced drive outputs
- · Packages available:
 - 24-pin 300 mil wide SOIC (S24)
 - 24-pin 209 mil wide SSOP (H24)

Applications

• PCI 66 MHz/33MHz systems

Product Description

The PI6C9930 Clock Buffer offers zero-delay, low-skew system clock distribution. These multiple output clock drivers optimize the timing of high-performance computer systems. Each of eight individual drivers can drive series-terminated transmission lines with impedances as low as 50Ω while delivering minimal output skews and full-swing logic levels.

Any of the eight outputs (Q₀-Q₇) can be fed back to the FB pin to complete the phase-locked loop and achieve zero-delay synchronization.

When connecting Q_0 to FB, the internal synchronous divide by 2 function provides the slower secondary clocks needed for peripheral devices. Connecting one of Q_1 - Q_7 outputs to FB produces seven copies of the REF input plus one REF x 2 on Q_0 .


Test Mode

In normal system operation, this pin is connected to ground.


For testing purposes, the TEST pin can have a removable jumper to ground, or be tied LOW through a 100Ω resistor. This will allow drive by an external tester.

If the TEST input is forced HIGH, the device will operate with its internal phase-locked loop disconnected, and input levels supplied to REF will directly control all outputs. Relative output to output functions are the same as in normal mode.

Block Diagram



Pinout



PRELIMINARY



PI6C9930 Zero-Delay Clock Buffer

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (LOW)64 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)>2001V
Latch-Up Current>200 mA
Maximum Power/PackageTBD

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Range

Range	Ambient Temperature	Vcc		
Commercial	0°C to +70°C	$3.3V \pm 0.3V$		

Pin Description

Pin Name	1/0	Functional Description
REF	I	Reference Frequency Input. This input supplies the frequency and timing against which all functional variation is measured.
FB	I	PLL feedback input (typically connected to one of eight outputs).
FS	I	Two-level frequency range select. Internal Pull-up.
TEST	I	Two-level select. See Test Mode section, Internal Pull-up
Q[0-7]	0	Clock Outputs.
VCCN	PWR	Power supply for output drivers.
Vccq	PWR	Power supply for internal circuitry.
GND	PWR	Ground.
NC	-	No Connection



Electrical Characteristics Over Operating Range

Symbol	Parameter	Test Conditions	Min	Max	Unit
Voн Output HIGH Voltage Vcc =		Vcc = Min., IoH = -24 mA	2.4		V
Vol	Output LOW Voltage	Vcc = Min., IoL = +24 mA		0.4	V
Vih	Input HIGH Voltage (REF and FB inputs only)		2.0	Vcc	V
Vil	Input LOW Voltage (REF and FB inputs only)		-0.5	0.8	v
Ітн	Input HIGH Leakage Current (REF, Test, FS, and FB inputs only)	Vcc = Max., Vin = Max.		10	μА
Iπ	Input LOW Leakage Current (REF, Test, FS, and FB inputs only)	$V_{CC} = Max., V_{IN} = 0.4V$	-500		μА
Ios	Output Short Circuit Current ⁽²⁾	Vcc = Max., Vout = GND (25°C only)		-250	mA
Iccq	Operating Current Used by Internal Circuitry	Vccn = Vccq = Max., All Inputs Select Open		85	mA
ICCN	Output Buffer Current per Output Pair ⁽³⁾	VCCN = VCCQ = Max., IOUT = 0 mA Inputs Selects Open, fmax		14	mA
PD	Power Dissipation per Output Pair ⁽⁴⁾	VCCN = VCCQ = Max., IOUT = 0 mA Inputs Selects Open, fmax	N. C.	78	mW

Notes:

- If these inputs, which are normally wired to Vcc, GND, are switched, the function and timing of the outputs may glitch and the PLL may require an additional t_{LOCK} time before all datasheet limits are achieved.
- 2. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only.
- (TBD) Total output current per output pair is approximated by the following expression that includes device current plus load current.

ICCN = $[(4 + 0.11F) + [((835 - 3F)/Z) + (.0022FC)]N1] \times 1.1$

Where: F = frequency in MHz Z = line impedance in ohms

C = capacitive load in pF $FC = F \cdot C$ N = number of loaded outputs: 0, 1, or 2

4. (TBD) Total power dissipation per output pair can be approximated by the following expression that includes device power

dissipation plus power dissipation due to the load circuit:

 $PD = [(22 + 0.61F) + [((1550 - 2.7F)/Z) + (0.125FC)]N] \times 1.1.$

(See note 3 for variable definition.)

5. TBD

 Applies to REF and FB inputs only. Tested initially and after any design or process changes that may affect these parameters.


Capacitance^(1,6) ($T_A = 25$ °C, f = 1 MHz, $V_{IN} = 0V$, $V_{OUT} = 0V$)

Parameter Description		Description	Test Conditions	Max.	Unit
Ī	Cin	Input Capacitance	$T_A = 25C$, $f = 1$ MHz, $V_{CC} = 3.3V$	10	pF


349 PS8096B 04/15/97



AC Test Load and Waveform



ACTiming Diagram





PI6C9930 Zero-Delay Clock Buffer

Switching Characteristics Over Operating Range(14)

(Commercial: $T_A = 0$ °C to 70°C, $V_{CC} = 3.3V \pm 10\%$)

Symbol	Description			Тур	Max	Unit
fnom	Operation Clock Frequency in MHz	FS = LOW	15	These	40	MHz
		FS = HIGH or Floating	30	_	80	
trpwh	REF Pulse Width HIGH				_	ns
trpwl	REF Pulse Width LOW				-	ns
tskew	Zero Output Skew (All Outputs) ^(7,8)			0.25	0.5	ns
tdev	Device-to-Device Skew ^(9,10)				1.0	ns
tPD	Propagation delay, REF Rise to FB Rise			0.0	+0.5	ns
tcyc	Output Duty Cycle, Target Spec @ 66MHz			50	55	%
Srate	Slew Rate ^(11,12) PLL Lock Time ⁽¹³⁾			1.5	4	V/ns
tlock				_	0.5	ms
		Peak to Peak(10)		-	200	ps
tjr	Cycle-to-Cycle Output Jitter	RMS ⁽¹⁰⁾		_	25	ps

Notes:

- Skew is defined as the time between the earliest and the latest output transition among all outputs with AC Test Load.
- 8. tskew is defined as the skew between outputs.
- 9. tdev is the output-to-output skew between any two outputs on separate devices operating under the same conditions (Vcc, ambient temperature, air flow, etc.).
- 10. Tested initially and after any design or process changes that may affect these parameters.
- 11. Specified with outputs loaded without 20pF in AC Test Load.
- 12. Slew Rate (SRATE) measured between 0.3Vcc and 0.5Vcc (0.99V and 1.65V).
- 13. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after Vcc is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpd is within specified limits.
- 14. Test measurement levels for the PI6C9930 are PCI levels (0.4Vcc to 0.4Vcc). Test conditions assume signal transition times of 2ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.

351