

# VSC7939 Data Sheet

SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control

## **FEATURES**

- Power Supply: +3.3V, +5V or -5.2V
- AC- or DC-Coupled to Laser Diode
- Programmable Modulation Current: 5mA to 60mA
- Programmable Bias Current: 2mA to 100mA
- Enable /Disable Control
- Typical Rise/Fall Times of 60ps
- Automatic Optical Average Power Control
- Modulation and Bias Current Monitors

## **GENERAL DESCRIPTION**

## **APPLICATIONS**

- SONET/SDH at 155Mb/s, 622Mb/s, 1.244Gb/s, 2.488Gb/s, 3.125Gb/s
- Full-Speed Fibre Channel (1.062Gb/s, 2.124Gb/s)
- OC-48, OC-12, OC-3 Modules
- SFF/SFP Modules
- CWDM Modules
- DWDM Modules

The VSC7939 is a single +3.3V, +5V or -5.2V supply laser diode driver for SONET/SDH applications up to 3.125Gb/s. External resistors set a wide range of bias and modulation currents for driving the laser. Data and clock inputs accept differential PECL signals. The Automatic Power Control (APC) loop maintains a constant average optical power over temperature and lifetime. The dominant pole of the APC loop can be controlled with an external capacitor. Other features include enable/disable control, short-circuit protection for the modulation and bias inputs, short rise and fall times, and failure-monitor output to indicate when the APC loop is unable to maintain the desired average optical power. The VSC7939 is available in a 32-pin MLF or 32-pin TQFP package. The device is also available in lead(Pb)-free packages, VSC7939XRP and VSC7939XYE.

#### VSC7939 Block Diagram



# **REVISION HISTORY**

This section describes the changes that were implemented in this document. The changes are listed by revision, starting with the most current publication.

## **Revision 4.2**

Revision 4.2 of this data sheet was published in January 2007. The following is a summary of the changes implemented in the data sheet:

- The VSC7939-W device was removed, because it is no longer available.
- The VSC7939XRP and VSC7939XYE lead(Pb)-free packages were added. For more information, see "Ordering Information," page 17.

## **Revision 4.1**

Revision 4.1 of this data sheet was published in November 2002. The following is a summary of the changes implemented in the data sheet:

- 5.2 V power supply references were added.
- Equations 8, 9, 10, and 11 were revised.
- The duty cycle crossing point range parameter was added to the AC specifications.
- Power supply voltage parameters for positive and negative supply operations were added to the recommended operating conditions.
- The package drawing was updated to include dimensions for the exposed pad.

## **Revision 4.0**

Revision 4.0 of this data sheet was published in April 2002. This was the first production-level publication of the document.



## **SPECIFICATIONS**

Typical values are for  $T_A$  = +25°C and  $V_{CC}$  = +3.3V operation, unless otherwise noted.

#### Table 1. DC Specifications

Symbol	Parameter	Min	Тур	Мах	Units	Condition	
Icc	Power Supply Current		45	55	mA	$\label{eq:RMODSET} \begin{array}{l} R_{MODSET} = 7.3 k \Omega, \\ R_{BIASMAX} = 4.8 k \Omega, \ I_{BIAS} \ and \ I_{MOD} \\ excluded, \ V_{CC} = +3.3 V, \ unlatched \end{array}$	
			60	65	mA	$\label{eq:model} \begin{split} R_{MODSET} &= 7.3 k \Omega, \\ R_{BIASMAX} &= 4.8 k \Omega, \ I_{BIAS} \ and \ I_{MOD} \\ excluded, \ V_{CC} &= +5 V, \ unlatched \end{split}$	
I <sub>CC_MAX</sub>	Maximum Power Supply Current		265		mA	$I_{MOD}$ = 60mA, $I_{BIAS}$ = 100mA included, $V_{CC}$ = +5.25V, +85°C, latched.	
I <sub>BIAS</sub>	Bias Current Range	2		100	mA	Voltage at BIAS pin = ( $V_{CC}$ - 1.6)	
I <sub>BIAS_OFF</sub>	Bias Off Current			200	μΑ	ENABLE = LOW or DISABLE = HIGH <sup>(1)</sup>	
0	Bias Current Stability 230 900		230		nnm/°C	APC open loop. I <sub>BIAS</sub> = 100mA	
SBIAS			ppin/ C	APC open loop. I <sub>BIAS</sub> = 2mA			
BIAS <sub>AA</sub>	Bias Current Absolute Accuracy	-15		+15	%	Refers to part-to-part variation	
VR <sub>MD</sub>	Monitor Diode Reverse Bias Voltage	1.5			V	$VR_{MD} = V_{CC} - V_{MD}$	
I <sub>MD</sub>	Monitor Diode Reverse Current Range	18		1000	μA	APC closed loop	
Sup pue	Monitor Diode Bias Setpoint Stability	-480	-50	+480	nnm/°C	$I_{MD} = 1 m A^{(2)}$	
OMD_BIAS	Normal Didde Dias delpoint diability		90		ppin/ O	I <sub>MD</sub> = 18μA <sup>(2)</sup>	
MD <sub>AA</sub>	Monitor Diode Bias Absolute Accuracy	-15		+15	%	Refers to part-to-part variation	
I <sub>MOD</sub>	Modulation Current Range	5		60	mA		
I <sub>MOD_OFF</sub>	Modulation Off Current			200	μA	ENABLE = LOW or DISABLE = HIGH <sup><math>(1)</math></sup>	
MOD <sub>AA</sub>	Modulation Current Absolute Accuracy	-15		+15	%	See Note 2	
<u>د</u>	Modulation Current Stability	-800	-50	+480	nnm/°C	I <sub>MOD</sub> = 60mA	
OWOD			250		ppin/ O	I <sub>MOD</sub> = 5mA	
ABIAS	BIASMON to I <sub>BIAS</sub> Gain		37		A/A	I <sub>BIAS</sub> /I <sub>BIASMON</sub>	
A <sub>MOD</sub>	MODMON to I <sub>MOD</sub> Gain		27		A/A	I <sub>MOD</sub> /I <sub>MODMON</sub>	

1. Both IBIAS and IMOD will turn off if MODSET or BIASMAX is grounded.

2. Assumes laser diode to monitor diode transfer function does not change with temperature.

#### Table 2. AC Specifications

Symbol	Parameter	Min	Тур	Max	Units	Condition
t <sub>SU</sub>	Input Latch Setup Time	100			ps	LATCH = HIGH
t <sub>H</sub>	Input Latch Hold Time	100			ps	LATCH = HIGH
t <sub>DEN</sub>	Enable/Start-up Delay		250		ns	APC open loop
t <sub>R</sub> , t <sub>F</sub>	Output Rise and Fall Time		60	80	ps	20% to 80%, $I_{MOD} = 60$ mA, V <sub>CC</sub> = +3.3V, +5V
PWD	Pulse Width Distortion <sup>(1, 2)</sup>		10	50	ps	
DC <sub>RANGE</sub>	Duty Cycle Crossing Point Range	45		55	%	
CID <sub>MAX</sub>	Maximum Consecutive Identical Digits	80			bits	
tj	Jitter Generation		7	20	ps <sub>p-p</sub>	0-1 pattern
J <sub>TOT</sub>	Total Jitter		20	40	ps <sub>p-p</sub>	PRBS <sup>23</sup> -1 pattern, I <sub>MOD</sub> = 60mA

1. Measured with 622Mb/s 0-1 pattern, LATCH = HIGH.

2. PWD = (wider pulse - narrower pulse) / 2.



#### Table 3. PECL and TTL/CMOS Inputs/Outputs

Symbol	Parameter	Min	Тур	Max	Units	Condition
V <sub>ID</sub>	Differential Input Voltage	100		1600	mV <sub>p-p</sub>	(DATA+)-(DATA-)
V <sub>ICM</sub>	Common-Mode Input Voltage	V <sub>CC</sub> -1.49	V <sub>CC</sub> -1.32	$V_{CC} - V_{ID}/4$	V	PECL-compatible
I <sub>IN</sub>	Clock and Data Input Current	-1		15	μA	
V <sub>IH</sub>	TTL Input High Voltage (ENABLE, DISABLE, LATCH)	2.0			V	
V <sub>IL</sub>	TTL Input LOW Voltage (ENABLE, DISABLE, LATCH)			0.8	V	
V <sub>OH</sub>	TTL Output HIGH Voltage (FAIL)	2.4	V <sub>CC</sub> - 0.3	V <sub>CC</sub>	V	Sourcing 50µA
V <sub>OL</sub>	TTL Output LOW Voltage (FAIL)			0.44	V	Sinking 100µA

#### Table 4. ENABLE/DISABLE Truth Table

ENABLE	DISABLE	Output Currents
Floating	Floating	Off
Floating	HIGH	Off
Floating	LOW	On
HIGH	Floating	Off
HIGH	HIGH	Off
HIGH	LOW	On
LOW	Floating	Off
LOW	HIGH	Off
LOW	LOW	Off

#### Table 5. LATCH Truth Table

LATCH	Mode
Floating	Clocked
HIGH	Clocked
LOW	Bypass





#### Table 6. Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units	Condition
$V_{CC} - V_{EE}$	Power Supply Voltage	+3.135		+5.5	V	
V <sub>CC</sub>	Power Supply Voltage for Positive Supply Operation		+3.3		V	$V_{EE} = GND$
V <sub>CC</sub>	Power Supply Voltage for Positive Supply Operation		+5.0		V	$V_{EE} = GND$
V <sub>EE</sub>	Power Supply Voltage for Negative Supply Operation		-5.2		V	V <sub>CC</sub> = GND
T <sub>A</sub>	Ambient Temperature Range	-40		+85	°C	

#### Table 7. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Condition
$V_{CC} - V_{EE}$	Power Supply Voltage	-0.5	+7	V	
	Current into BIAS	-20	+150	mA	
	Current into MD	-5	+5	mA	
	Current into FAIL	-10	+30	mA	
	Voltage at DATA+, DATA-, CLK+, CLK-, ENABLE, DISABLE, LATCH	-0.5	V <sub>CC</sub> + 0.5	V	
	Voltage at MODSET, BIASMAX, APCSET, MD, FAIL	-0.5	+3.0	V	
	Voltage at OUT+, OUT-	-0.5	V <sub>CC</sub> + 1.5	V	
	Voltage at BIAS	-0.5	V <sub>CC</sub> + 0.5	V	
V <sub>ESD</sub>	ESD Voltage (human body model)	-350	+350	V	
Τ <sub>J</sub>	Operating Junction Temperature	-55	+150	°C	
т <sub>s</sub>	Storage Temperature	-65	+165	°C	

Stresses listed under Absolute Maximum Ratings may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability.

#### ELECTROSTATIC DISCHARGE

This device can be damaged by ESD. Vitesse recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures may adversely affect reliability of the device.



## **FUNCTIONAL DESCRIPTION**

The VSC7939 is a high-speed laser driver with Automatic Power Control and is designed to operate up to 3.125Gb/s with a +3.3V,+5V, or -5.2V supply. The data and clock inputs support PECL inputs as well as other inputs that meet the common-mode voltage and differential voltage swing specifications. The differential pair output stage is capable of sinking up to 60mA from the laser with typical rise and fall times of 60ps. This output may be DC-coupled for 5V operation. To allow for larger output swings during +3.3V operation, the VSC7939 is designed to be AC-coupled to the laser cathode with a pull-up inductor for DC-biasing. This configuration isolates laser forward voltage from the output circuitry and allows the output at OUT+ to swing above and below the supply voltage V<sub>CC</sub>. The key features of the VSC7939 are Automatic Power Control (APC), low power supply current, and fast rise and fall times. The VSC7940 is a pin-compatible modified version of the VSC7939 capable of 100mA output currents.

### **Automatic Power Control**

To ensure constant average optical power, the device offers APC. A photodiode mounted in the laser package provides optical feedback to compensate for changes in average laser output power due to changes that affect laser performance such as temperature and laser lifetime. The laser bias current is adjusted by the APC loop according to the reference current set at APCSET by an external resistor. An external capacitor at CAPC controls the time constant for the APC feedback loop. The recommended value for CAPC is  $0.1\mu$ F. This value reduces pattern-dependent jitter associated with the APC feedback loop and guarantees stability. If the APC loop cannot adjust the bias current to track the desired monitor current, FAIL is set LOW.

The device may be operated with or without APC. To utilize APC, a capacitor must be connected at CAPC  $(0.1\mu F)$ and a resistor must be connected at APCSET to set the average optical power. For open-loop operation (no APC), a 100k $\Omega$  resistor should be connected between APCSET and GND. CAPC has no effect on open-loop operation. In both modes of operation, resistors to GND should be placed at BIASMAX and MODSET to set the bias and modulation currents.

The APCSET, BIASMAX, and MODSET inputs utilize a bandgap voltage of 1.17V to set the current flow. For example, to set the internal APC current to 500mA:

RAPCSET = 
$$1.17V / 500mA = 2.43k\Omega$$
 (EQ 1)

Both BIASMAX and MODSET multiply this current internally so that it is compared to the actual values. BIASMAX is multiplied by 222, and MODSET is multiplied by 174. For example, to set the maximum bias to 50mA, select:

$$R_{BIASMAX} = 1.17V / (50mA/222) = 5.19k\Omega$$
 (EQ 2)

To set the maximum modulation to 60mA, select:

$$R_{MODSET} = 1.17V / (60mA/174) = 3.39k\Omega$$
 (EQ 3)

#### **Data Retiming**

The VSC7939 provides inputs for differential PECL clock signals for data retiming to minimize jitter at high speeds. To incorporate this function, LATCH should be connected to  $V_{CC}$ . If this function is unused, CLK+ should be connected to  $V_{CC}$ , CLK- should be left unconnected, and LATCH should be connected to GND.



### **Short-Circuit Protection**

If either BIASMAX or MODSET is shorted to ground, both the bias and modulation currents are turned off.

#### **Modulation and Bias Current Monitors**

The VSC7939 provides monitoring of the modulation and bias currents using BIASMON and MODMON. These pins sink a current proportional to the actual modulation and bias currents. MODMON sinks approximately  $1/27^{\text{th}}$  of the amount of modulation current and BIASMON sinks approximately  $1/37^{\text{th}}$  of the amount of the bias current. These pins should be tied through a pull-up resistor to V<sub>CC</sub>. The resistors must be chosen so that the voltage at MODMON is greater than V<sub>CC</sub> - 1.0V and the voltage at BIASMON is greater than V<sub>CC</sub> - 1.6V.

#### Enable/Disable

Two pins are provided to allow either ENABLE or DISABLE control. If ENABLE is used, connect DISABLE to ground. If DISABLE is used, leave ENABLE floating. Both modulation and bias currents are turned off when ENABLE is LOW or DISABLE is HIGH. Typically, ENABLE or DISABLE turns off the laser within 10ns to 20ns and turns on the laser in about 200ns.

### **Controlling Modulation Current**

The output modulation current may be determined from the following equation:

$$I_{MOD} = P_{p-p} / \eta = 2 \cdot P_{AVE} \cdot (r_e - 1) / (r_e + 1) / \eta$$
 (EQ 4)

where,  $P_{p-p}$  is peak-to-peak optical power,  $P_{AVE}$  is average power,  $r_e$  is extinction ratio, and  $\eta$  is laser slope efficiency.

A resistor at MODSET controls the output bias current. The graph of  $I_{MODSET}$  vs.  $R_{MODSET}$  in "Typical Operating Characteristics," page 9 describes the relationship between the resistor at MODSET and the output modulation current at +25°C. After determining the desired output modulation current, use the graph to determine the appropriate resistor value at MODSET. Alternatively, the following equation may be used to calculate the set resistor:

$$R_{MODSET} = 1.17V / (Modulation Current / 174)$$
 (EQ 5)

For example, to set the modulation to 60mA, select  $R_{MODSET} = 1.17V / (60mA / 174) = 3.39k\Omega$ 

#### **Controlling Bias Current**

A resistor at BIASMAX should be used to control the output bias current. The graph of  $I_{BIASMAX}$  vs.  $R_{BIASMAX}$  in "Typical Operating Characteristics," page 9 describes the relationship between the resistor at BIASMAX and the output bias current at +25°C If the APC is not used, the appropriate resistor value at BIASMAX is determined by first selecting the desired output bias current and then using the graph to determine the appropriate resistor value at BIASMAX. When using APC, BIASMAX sets the maximum allowed bias current. After determining the maximum end-of-life bias current at +85°C for the laser, refer to the graph of  $I_{BIASMAX}$  vs.  $R_{BIASMAX}$  in "Typical Operating Characteristics," page 9 to select the appropriate resistor value. Alternatively, the following equation may be used to calculate the set resistor:

$$R_{BIASMAX} = 1.17V / (BiasCurrent / 222)$$



(EQ 6)

For example, to set the maximum bias current to 50mA, select:

$$R_{BIASMAX} = 1.17V / (50mA / 222) = 5.19k\Omega$$
 (EQ 7)

#### Laser Diode Interface

An RC shunt network should be placed at the laser output interface. The sum of the resistor placed at the output and the laser diode resistance should be  $25\Omega$ . For example, if the laser diode has a resistance of  $5\Omega$ , a  $20\Omega$  resistor should be placed in series with the laser. For optimal performance, a bypass capacitor should be placed close to the laser anode.

A "snubber network" consisting of a capacitor  $C_F$  and resistor  $R_F$  should be placed at the laser output to minimize reflections from the laser (see "VSC7939 Block Diagram," page 1). Suggested values for these components are 80 $\Omega$  and 2pF, respectively; however, these values should be adjusted until an optical output waveform is obtained.

### **Reducing Pattern-Dependent Jitter**

Three design values significantly affect pattern-dependent jitter: the APC capacitor ( $C_{APC}$ ), the pull-up inductor at the output ( $L_P$ ), and the AC-coupling capacitor at the output ( $C_D$ ). As previously stated, the recommended value for the capacitor  $C_{APC}$  is 0.1µF. This results in a 10kHz loop bandwidth which makes the pattern-dependent jitter from the APC loop negligible.

For 2.5Gb/s data rates, the recommended value for  $C_D$  is 0.056 $\mu$ F. The time constant at the output is dominated by  $L_P$ . The variation in the peak voltage should be less that 12% of the average voltage over the maximum consecutive identical digit (CID) period. The following equation approximates this time constant for a CID period (t) of 100UI = 40ns:

$$L_P = -t / \ln(1-12\%) = 7.8t = L_P / 25\Omega$$
 (EQ 8)

Therefore, the inductor  $L_P$  should be a 7.8µH SMD ferrite bead inductor for this case.

#### Input/Output Considerations

Although the VSC7939 is PECL-compatible, it is not required to drive the device. The inputs must only meet the common-mode voltage and differential voltage swing specifications.

### **Power Consumption**

The following equation provides the device supply current ( $I_{CC}$ ) in terms of quiescent current ( $I_Q$ ), modulation current ( $I_{MOD}$ ), and bias current ( $I_{BIAS}$ ):

$$I_{CC} = I_Q + 1.9 \bullet I_{MOD} + 1.4 \bullet I_{BIAS}$$
(EQ 9)

For +3.3V operation,  $I_0$  is 40mA.

VITESSE

This equation may be used to determine the estimated power dissipation:

$$P_{DIS} = V_{CC} \bullet I_Q \tag{EQ 10}$$

For example, if the device is operated at +3.3V with a 30mA modulation current and a 10mA bias current, the supply current will be:

$$I_{CC} = 40mA + 1.9 \cdot 30mA + 1.4 \cdot 10mA = 111mA$$
 (EQ 11)

This corresponds to a power dissipation of  $+3.3V \cdot 111mA = 366mW$ .

#### VSC7939 **Data Sheet**

## **TYPICAL OPERATING CHARACTERISTICS**

 $T_A$  = +25°C and  $V_{CC}$  = +3.3V.



#### IMODSET VS. RMODSET

IBIASMAX VS. RBIASMAX

#### IMD vs. RAPCSET





## **APPLICATIONS INFORMATION**

The following is a typical design example for the VSC7939, assuming +3.3V operation with APC.

### Select a Laser

Table 8 provides specifications for a typical communication-grade laser capable of operating at 2.5Gb/s.

Symbol	Parameter	Value	Unit
λ	Wavelength	1310	nm
P <sub>AVE</sub>	Average Optical Output Power	6	mW
I <sub>th</sub>	Threshold Current	6	mA
ρμον	Laser to Monitor Transfer	0.04	mA/mW
η	Laser Slope Efficiency	0.4	mW/mA
T <sub>C</sub>	Operating Temperature Range	-40 to +85	°C

 Table 8. Typical Laser Characteristics

#### Select Resistor for APCSET

The monitor diode current is estimated by:

$$I_{MD} = P_{AVE} \bullet \rho_{MON} = 6mW \bullet 0.04mA/mW = 0.24mA$$
 (EQ 12)

The I<sub>MD</sub> vs. R<sub>APCSET</sub> in "Typical Operating Characteristics," page 9 shows the resistor at APCSET should be 5kΩ.

### Select Resistor for MODSET

To ensure some minimum extinction ratio over temperature and lifetime, assume an optimal extinction ratio  $(r_e)$  of 20 (13dB) at +25°C. The modulation current may be calculated from the following equation:

$$I_{MOD} = P_{p-p} / \eta = 2 \cdot P_{AVE} \cdot (r_e - 1) / (r_e + 1) / \eta = 2 \cdot 6mW \cdot (20 - 1) / (20 + 1) / 0.4mW/mA = 27.1mA$$
 (EQ 13)

The graph of  $I_{MODSET}$  vs.  $R_{MODSET}$  in "Typical Operating Characteristics," page 9 shows the resistor for MODSET should be 8.5k $\Omega$ .

#### Select Resistor for BIASMAX

The maximum threshold current at +85°C and end of life must be determined. A graph of a typical laser's  $I_{th}$  versus  $T_{C}$  reveals a maximum threshold current of 30mA at +85°C. Therefore, the maximum bias can be approximated by:

 $I_{BIASMAX} = I_{TH_MAX} + I_{MOD} / 2 = 30mA + 27.1mA / 2 = 43.6mA$  (EQ 14)

The graph of  $I_{BIASMAX}$  vs.  $R_{BIASMAX}$  in "Typical Operating Characteristics," page 9 shows the resistor for BIASMAX should be 5k $\Omega$ .



### Select Resistors for MODMON and BIASMON

Assuming the modulation and bias currents never exceed 120mA, the following equations provide values for the resistor at MODMON, R<sub>MODMON</sub> and the resistor at BIASMON, R<sub>BIASMON</sub>:

$$R_{MODMON} = 1V \cdot 27/120mA = 225\Omega$$
 (EQ 15)

$$R_{BIASMON} = 1.6V \cdot 37/120mA = 493\Omega$$
 (EQ 16)

A voltage of 4.8V at MODMON would indicate a modulation current of:

$$I_{MOD} = (5.0V - 4.8V) \cdot 27/225mA = 24mA$$
 (EQ 17)

# PCB LAYOUT GUIDELINES

Use high frequency PCB layout techniques with solid ground planes to minimize crosstalk and EMI. Keep high speed traces as short as possible for signal integrity. The output traces to the laser diode must be short to minimize inductance. Short output traces provide best performance.



# **PIN DESCRIPTIONS**

The VSC7939 device has 32 pins, which are described in this section.

### Pin Diagram

The following illustration shows the pin diagram for the VSC7939RP and VSC7939XRP devices.



Figure 1. Pin Diagram for 32-Pin TQFP (RP and XRP)





## Pin Diagram



The following illustration shows the pin diagram for the VSC7939YE and VSC7939XYE devices.



Figure 2. Pin Diagram 32-Pin MLF (YE and XYE)



#### **Pin Identifications**

This section contains the pin descriptions for the VSC7939 device.

#### **Table 9: Pin Identifications**

Pin Name	Pin Number	Description
GND	15, 22, 23, 27	Ground
V <sub>CC</sub>	1, 4, 7, 16, 18, 21, 25, 32	+3.3V or +5V Power Supply
DATA+	2	Positive Data Input (PECL)
DATA-	3	Negative Data Input (PECL)
CLK+	5	Positive Clock Input (PECL). Connect to V <sub>CC</sub> if LATCH function is not used.
CLK-	6	Negative Clock Input (PECL). Leave unconnected if LATCH function is not used.
LATCH	8	Latch Input (TTL/CMOS). Connect to $V_{\rm CC}$ or leave floating for data retiming and GND for direct data.
ENABLE	9	Enable Input (TTL/CMOS). If used, connect DISABLE to GND. Connect to $V_{CC}$ or leave floating for normal operation, and GND to disable laser bias and modulation currents.
DISABLE	10	Disable Input (TTL/CMOS). If used, leave ENABLE pin floating. Connect to GND or $V_{CC}$ for normal operation, or leave floating to disable laser bias and modulation currents.
BIASMON	11	Bias Current Monitor. Sink current source that is proportional to the laser bias current.
MODMON	12	Modulation Current Monitor. Sink current source that is proportional to the laser modulation current.
FAIL	13	Output (TTL/CMOS). When LOW, indicates APC failure.
APCFILT	14	No effect on device operation.
BIAS	17	Laser Bias Current Output
OUT+	19	Positive Modulation Current Output. I <sub>MOD</sub> flows when input data is HIGH.
OUT-	20	Negative Modulation Current Output. I <sub>MOD</sub> flows when input data is LOW.
MD	24	Monitor Diode Input. Connect to monitor photodiode anode.
CAPC	26	Capacitor to GND sets dominant pole of the APC feedback loop.
RESERVED	28	Do not connect.
APCSET	29	Connect resistor to GND to set desired average optical power. If APC is not used, connect $100k\Omega$ resistor to GND.
MODSET	30	Connect resistor to GND to set desired modulation current.
BIASMAX	31	Connect resistor to GND to set maximum bias current. The APC function can subtract from this value but cannot add to it.



Figure 3. Package Drawing for 32-Pin TQFP (RP and XRP)





Figure 4. Package Drawing for 32-Pin MLF (YE and XYE)

# **ORDERING INFORMATION**

Lead(Pb)-free products from Vitesse comply with the temperatures and profiles defined in the joint IPC and JEDEC standard IPC/JEDEC J-STD-020. For more information, see the IPC and JEDEC standard.

#### VSC7939 SONET/SDH 3.125Gb/s Laser Diode Driver with Automatic Power Control

Part Number	Description
VSC7939RP	32-Pin TQFP, 5mm x 5mm Body
VSC7939XRP	Lead(Pb)-free, 32-Pin TQFP, 5mm x 5mm Body
VSC7939YE	32-Pin leadless MLF, 5mm x 5mm Body
VSC7939XYE	Lead(Pb)-free, 32-Pin leadless MLF, 5mm x 5mm Body

#### CORPORATE HEADQUARTERS

Vitesse Semiconductor Corporation 741 Calle Plano Camarillo, CA 93012 Tel: 1-800-VITESSE • FAX:1-(805) 987-5896

For application support, latest technical literature, and locations of sales offices, please visit our web site at www.vitesse.com

Copyright © 2002, 2007 by Vitesse Semiconductor Corporation

PRINTED IN THE U.S.A

Vitesse Semiconductor Corporation ("Vitesse") retains the right to make changes to its products or specifications to improve performance, reliability or manufacturability. While the information furnished herein is held to be accurate and reliable, no responsibility will be assumed by Vitesse for its use. Furthermore, the information contained herein does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

Vitesse products are not intended for use in life support products where failure of a Vitesse product could reasonably be expected to result in death or personal injury. Anyone using a Vitesse product in such an application without express written consent of an officer of Vitesse does so at their own risk, and agrees to fully indemnify Vitesse for any damages that may result from such use or sale.

Vitesse Semiconductor Corporation is a registered trademark. All other products or service names used in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other trademarks or registered trademarks mentioned herein are the property of their respective holders.





