MOTOROLA SEMICONDUCTOR TECHNICAL DATA

AR RE 190

Product Preview

8K x 9 Bit Static Random Access Memory

The MCM6765A is a 73,728 bit static random access memory organized as 8192 words of 9 bits, fabricated using high-performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.


Output enable (\overline{G}) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The MCM6765A is available in a 300 mil, 28 lead surface-mount SOJ package.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- · Fast Access Times:


MCM6765A-8 = 8 nsMCM6765A-10 = 10 ns

BLOCK DIAGRAM



MCM6765A





| PIN NAMES | | | | | |
|--|--|--|--|--|--|
| A0 - A12 Address Input DQ0 - DQ8 Data Input/Output W Write Enable G Output Enable E1, E2 Chip Enable NC No Connection VCC Power Supply (+5 V) VSS Ground | | | | | |
| | | | | | |

This document contains information on a new product. Motorola reserves the right to change or discontinue this product without notice.



TRUTH TABLE (X = Don't Care)

| E1 | E2 | G | W | Mode | V _{CC} Current | Output | Cycle |
|----|----|---|---|-----------------|-------------------------|--------|-------------|
| Н | Х | Х | Х | Not Selected | ISB1, ISB2 | High-Z | _ |
| X | L | Х | Х | Not Selected | ISB1, ISB2 | High-Z | _ |
| L | н | н | Н | Output Disabled | ICCA | High-Z | |
| L | Н | L | Н | Read | ICCA | Dout | Read Cycle |
| L | Н | Х | L | Write | ICCA | High-Z | Write Cycle |

ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|--|------------------------------------|--------------------------------|------|
| Power Supply Voltage | Vcc | – 0.5 to 7.0 | ٧ |
| Voltage Relative to V _{SS} (For Any Pin Except V _{CC}) | V _{in} , V _{out} | - 0.5 to V _{CC} + 0.5 | V |
| Output Current | lout | ± 30 | mA |
| Power Dissipation | PD | 2.0 | w |
| Temperature Under Bias | T _{bias} | - 10 to + 85 | °C |
| Operating Temperature | TA | 0 to + 70 | °C |
| Storage Temperature — Plastic | T _{stg} | 55 to + 125 | °C |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|------------------|---------|-----|------------------------|------|
| Supply Voltage (Operating Voltage Range) | Vcc | 4.5 | 5.0 | 5.5 | ٧ |
| Input High Voltage | VIH | 2.2 | _ | V _{CC} + 0.3* | V |
| Input Low Voltage | V _I L | - 0.5** | | 0.8 | ٧ |

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 2.0 ns) or I \leq 30 mA.

DC CHARACTERISTICS

| Parameter | Symbol | Min | Max | Unit |
|---|-----------------|-----|-----|------|
| Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC}) | llkg(l) | | ± 1 | μА |
| Output Leakage Current ($\overline{E1} = V_{IH}$, or $E2 = V_{IL}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC}) | llkg(O) | | ±1 | μА |
| Output High Voltage (IOH = - 4.0 mA) | Voн | 2.4 | | ٧ |
| Output Low Voltage (I _{OL} = + 8.0 mA) | V _{OL} | _ | 0.4 | ٧ |

POWER SUPPLY CURRENTS

| Parameter | Symbol | MCM6765A-8 | MCM6765A-10 | Unit |
|---|------------------|------------|-------------|------|
| AC Active Supply Current (I _{out} = 0 mA, V _{CC} = Max, f = f _{max}) | ICCA | 185 | 175 | mA |
| AC Standby Current (E1 = V _{IH} , or E2 = V _{IL} , V _{CC} = Max, f = f _{max}) | I _{SB1} | 120 | 110 | mA |
| CMOS Standby Current (V _{CC} = Max, f = 0 MHz, $\overline{E1} \ge V_{CC} - 0.2 \text{ V}$, or E2 $\le V_{SS} + 0.2 \text{ V}$, $V_{in} \le V_{SS}$, or $V_{CC} - 0.2 \text{ V}$) | lSB2 | 50 | 50 | mA |

^{**}V_{IL} (min) = -0.5 V dc @ 30 mA; V_{IL} (min) = -2 V ac (pulse width ≤ 2 ns) or $1 \le 30$ mA.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

| Characteristic | Symbol | Max | Unit |
|--|------------------|-----|------|
| Address Input Capacitance | C _{in} | 5 | pF |
| Control Pin Input Capacitance (E1, E2, G, W) | C _{in} | 6 | pF |
| Input/Output Capacitance | C _{I/O} | 6 | pF |

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

| Input Timing Measurement Reference Level 1.5 V | Output Timing Measurement Reference Level 1.5 V |
|--|---|
| Input Pulse Levels 0 to 3.0 V | Output Load See Figure 1A |
| Input Rise/Fall Time | |


READ CYCLE TIMING (See Notes 1, 2, and 3)

| | Syn | Symbol | | MCM6765A-8 | | MCM6765A-10 | | |
|-------------------------------------|-------------------|------------------|-----|------------|-----|-------------|------|---------|
| Parameter | Standard | Aiternate | Min | Max | Min | Max | Unit | Notes |
| Read Cycle Time | †AVAV | tRC | 8 | _ | 10 | _ | ns | 4 |
| Address Access Time | tAVQV | t _{AA} | _ | 8 | _ | 10 | ns | |
| Chip Enable Access Time | tELQV | †ACS | _ | 8 | _ | 10 | ns | |
| Output Enable Access Time | tGLQV | [‡] OE | _ | 4 | - | 5 | ns | |
| Output Hold from Address Change | tAXQX | ^t OH | 3 | _ | 3 | | ns | |
| Chip Enable Low to Output Active | tELQX | t _L Z | 1 | | 1 | _ | ns | 5, 6, 7 |
| Chip Enable High to Output High-Z | t _{EHQZ} | tHZ | 0 | 4.5 | 0 | 5 | ns | 5, 6, 7 |
| Output Enable Low to Output Active | tGLQX | tLZ | 0 | | 0 | _ | ns | 5, 6, 7 |
| Output Enable High to Output High-Z | tGHQZ | ^t HZ | 0 | 4 | 0 | 5 | ns | 5, 6, 7 |


NOTES:

- 1. W is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. E1 is represented by E in this table. E2 would require a transition opposite of E1.
- 4. All read cycle timings are referenced from the last valid address to the first transitioning address.
- $5. \ \ A tany given voltage and temperature, t_{EHQZ} max < t_{ELQX} min, and t_{GHQZ} max < t_{GLQX} min, both for a given device and from device to device.$
- 6. Transition is measured 200 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).
- 9. Addresses valid prior to or conincident with E going low.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Note 9)



AC TEST LOADS




Figure 1A

Figure 1B

TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the module never provides data later than that time.


WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

| | Symbol | | MCM6765A-8 | | MCM6765A-10 | | | |
|-------------------------------|----------|-----------------|------------|--------------|-------------|-----|------|-------|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Unit | Notes |
| Write Cycle Time | †AVAV | twc | 8 | - | 10 | _ | ns | 4 |
| Address Setup Time | tavwl | †AS | 0 | _ | 0 | _ | ns | |
| Address Valid to End of Write | tAVWH | tAW | 8 | | 9 | | ns | |
| Write Pulse Width | tWLWH | tWP | 7 | - | 8 | _ | ns | |
| Data Valid to End of Write | tDVWH | t _{DW} | 4 | | 5 | | ns | |
| Data Hold Time | twhox | ^t DH | 0 | _ | 0 | - | ns | |
| Write Low to Data High-Z | twlqz | twz | 0 | 4 | 0 | 5 | ns | 5,6,7 |
| Write High to Output Active | twhqx | tow | 3 | | 3 | | ns | 5,6,7 |
| Write Recovery Time | twhax | twR | 0 | | 0 | | ns | |

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. $\overline{E1}$ is represented by E in this table. E2 would requie a transition opposite of $\overline{E1}$.
- 4. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 5. Transition is measured 200 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. At any given voltage and temperature, tWLQZ max is less than tWHQX min both for a given device and from device to device.

WRITE CYCLE 1




WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

| | Symbol | | MCM6765A-8 | | MCM6765A-10 | | 1 | |
|-------------------------------|-------------------|-----------------|------------|------------|-------------|-----|------|-------|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Unit | Notes |
| Write Cycle Time | †AVAV | twc | 8 | _ | 10 | _ | ns | 4 |
| Address Setup Time | †AVEL | t _{AS} | 0 | _ | 0 | _ | ns | |
| Address Valid to End of Write | t _{AVEH} | t _{AW} | 8 | | 9 | _ | ns | |
| Chip Enable to End of Write | tELEH, tELWH | tcw | 7 | | 8 | | ns | 5,6 |
| Data Valid to End of Write | t _{DVEH} | tDW | 4 | _ | 5 | _ | ns | |
| Data Hold Time | t _{EHDX} | t _{DH} | 0 | _ | 0 | | ns | |
| Write Recovery Time | [†] EHAX | twR | 0 | 1 – | 0 | _ | ns | |

NOTES:


- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. $\overline{E1}$ is represented by E in this table. E2 would require a transition opposite of $\overline{E1}$.
- 4. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 5. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance condition.
- 6. If \vec{E} goes high coincident with or before \vec{W} goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2



PACKAGE DIMENSIONS


J PACKAGE 300 MIL SOJ **CASE 810B-03**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 3. CONTROLLING DIMENSION: INCH.
 4. DIM R TO BE DETERMINED AT DATUM -T-.

| | MILLIM | ETERS | INC | HES | |
|-----|--------|-------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| A | 18.29 | 18.54 | 0.720 | 0.730 | |
| В | 7.50 | 7.74 | 0.295 | 0.305 | |
| С | 3.26 | 3.75 | 0.128 | 0.148 | |
| D | 0.39 | 0.50 | 0.015 | 0.020 | |
| E | 2.24 | 2.48 | 0.088 | 0.098 | |
| F | 0.67 | 0.81 | 0.026 | 0.032 | |
| G | 1.27 | BSC | 0.050 BSC | | |
| Н | | 0.50 | | 0.020 | |
| K | 0.89 | 1.14 | 0.035 | 0.045 | |
| L | 0.64 | BSC | 0.025 | BSC | |
| M | 0° | 10° | 0° | 10° | |
| N | 0.76 | 1.14 | 0.030 | 0.045 | |
| P | 8.38 | 8.64 | 0.330 | 0.340 | |
| R | 6.60 | 6.86 | 0.260 | 0.270 | |
| S | 0.77 | 1.01 | 0.030 | 0.040 | |

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM6765AJ8 MCM6765AJ10 MCM6765AJ8R2 MCM6765AJ10R2