D2661, APRIL 1982-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS112A and SN74S112A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	IN	PUTS			ουτι	PUTS
PRE	CLR	CLK	J	K	a	₫
L	Н	Х	X	Х	Н	L
н	L	×	Х	X	L	Н
L	L	×	х	Х	Н [†]	H [†]
н	н	1	L	L	ΩO	ᾱo
H	Н	1	Н	L	Н	L
Н	H	1	L	н	L	н
Н	Н	1	Н	н	TOG	GLE
Н	<u> H</u>	Н	_ X	х	αo	₫o

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS112A, SN54S112 . . . J OR W PACKAGE SN74LS112A, SN74S112A . . . D OR N PACKAGE (TOP VIEW)


_			
1CLK [Ţ١	\cup_{16}	□vcc
1K []2	15	1CLR
1J[3	14	2CLR
1PRE]4	13	2CLK
10[]5	12	<u></u> 2κ
1₫[]6	11	2J
20 [7	10	2PRE
GND [8	9	20

SN54LS112A, SN54S112...FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagrams (positive logic)




SN54S112, SN74LS112A




schematics of inputs and outputs

'LS112A



SN54S112, SN74S112A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage: 'LS112A	<i>.</i>
SN54LS112, SN74LS	112A
Operating free-air temperature range:	\$N54'55°C to 125°C
	\$N74'
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS112A, SN74LS112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			SN	154LS11	2A	SN	74LS11	2A	LIBUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
ViH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.7			0.8	٧
ЮН	High-level output current				-0.4		·	-0.4	mΑ
lOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
•	Pulse duration	CLK high	20			20			
tw	roise duration	PRE or CLR low	25	-		25			ns
		Data high or low	20			20			
t _{su}	Set up time-before CLK1	CLR inactive	25			25			ns
		PRE inactive	20			20			
th	Hold time-data after CLK1		0			0			ПŞ
TA	Operating free-air temperature		- 55		125	0		70	°С

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	BANETER	TEST	CONDITIONS†		SI	154LS11	I2A	SI	174LS11	2A	
Ρ,	ARAMETER	IEST	CONDITIONS		MIN	TYP!	MAX	MIN	TYP‡	MAX	UNIT
v_{lK}		V _{CC} = MIN,	I _I = -18 mA				-1.5			1.5	V
Vон		V _{CC} = MIN, I _{OH} = -0.4 mA	$V_{IH} = 2 V$,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		٧
.,		V _{CC} = MIN, I _{OL} = 4 mA	V _{IL} = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	· ·
VOL		V _{CC} = MIN, I _{OL} = 8 mA	$V_{IL} = MAX,$	V _{IH} = 2 V,					0.35	0.5	V
	J or K						0.1			0.1	
f _l	CLR or PRE	VCC = MAX,	$V_I = 7 V$				0.3			0.3	mA
	CLK						0.4			0.4	
	J or K						20			20	
ΉΗ	CLR or PRE	V _{CC} = MAX,	V_{\parallel} = 2.7 \vee		-		60	_		60	μА
	CLK						80			80	<u> </u>
1	J or K	Vcc = MAX,	Vi = 0 4 V				-0.4			-0.4	mA
ll .	All other	ACC - IAIWY	V1 = 0.4 V				-0.8			-0.8	
los §		VCC = MAX.	see Note 2		20		- 100	- 20		- 100	mΑ
ICC (T	otal)	V _{CC} = MAX,	see Note 3			4	6		4	6	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $V_0 = 2.25 \text{ V}$ and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

^{3.} With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MI	V ТҮР	MAX	UNIT
f _{max}				3	3 45		MHz
tPLH	CLR. PRE or CLK	Q or $\overline{\mathbf{Q}}$	$R_L = 2 k\Omega$, $C_L = 15 I$	oF	15	20	กร
†PHL	CLM, PRE OF CLK	2012		[15	20	пs

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

SN54S112, SN74S112A DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			S	N54S1	12	SI	174511	2A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
ViH	High-level input voltage	-	2			2			٧
VIL	Low-level input voltage				0.8			0.8	٧
ЮН	High-level output current				- 1			- 1	mA
loL	Low-level output current				20			20	mΑ
		CLK high	6			6			
tw	Pulse duration	CLK low	6.5			6.5			пѕ
		PRE or CLR low	8			8			
t _{su}	Set up time-before CLK↓	Data high or low	7			7			ns
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TECT	CONDITIONS		5	N54S1	12	Si	N74S11	2A	UNIT
PA	ARAMETER	IESI	CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNITS
VIK		V _{CC} = MIN,	II = -18 mA				-1.2			- 1.2	٧
V _{ОН}		V _{CC} = MIN, I _{OH} = -1 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		>
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,	V _{IL} ~ 0.8 V,			0.5			0.5	٧
I _I			V ₁ = 5.5 V				1			1	mA
	J or K)/ MAY	V 2.7 M				50			50	μА
ΉН	All other	V _{CC} = MAX.	V = 2.7 V				100			100	μΑ
	J or K						-1.6			-1.6	,
	CLR [§]	V _{CC} = MAX,	V A E V				-7			-7	mΑ
ΙΙΓ	PRE §	ACC = MAY	VI = 0.5 V				-7			-7	ША
	CLK	1					-4			- 4	
los [¶]		V _{CC} = MAX			-40		- 100	- 40		~ 100	mA
CC#		V _{CC} = MAX,	see Note 3			15	25		15	25	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

[#]Values are average per flip-flop.

NOTE 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				80	125		MHz
tPLH	PRE or CLR	Q or Q			4	7	ns
4	PRE or CLR (CLK high)	Ō or O	B. 200.0 0. 455		5	7	
†PHL	PRE or CLR (CLK low)	a or a	$R_L = 280 \Omega$, $C_L = 15 pF$		5	7	ns
^t PLH	CLK	Q or $\overline{\mathbf{Q}}$			4	7	nŝ
tPHL .	CER	Q 01 Q	<u> </u>		5	7	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Search T

<u>Home</u> | <u>Company Info</u> | <u>Employment</u> | <u>TI Global</u> | <u>Contact Us</u> | <u>Site Map</u>

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME >

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74S112A, Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74S112A
Voltage Nodes (V)	5
Vcc range (V)	4.75 to 5.25
Input Level	TTL
Output Level	TTL
Output Drive (mA)	-1/20
Output	2S
No. of Bits	2
th (ns)	0
tpd max (ns)	7
tsu (ns)	7

FEATURES ABack to Top

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- · Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DESCRIPTION ■Back to Top

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS112A and SN74S112A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

■Back to Top

Full datasheet in Acrobat PDF: sn74s112a.pdf (300 KB) (Updated: 03/01/1988)

APPLICATION NOTES

Back to Top

View Application Notes for <u>Digital Logic</u>

- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for <u>Digital Logic</u>

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

	/AILABILITY/	PKG						INVENTORY STAT			D DISTRIBUTOR IN	
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	3:00 PM GMT, 26 Sep	PURCHASE
SN74S112AD	OBSOLETE	SOP 16	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN74S112ADR	ACTIVE	SOP 16	0 TO 70	View Contents	1KU 0.43	2500	<u>N/A*</u>	>10k 10 Oct	5 WKS			
SN74S112AN	ACTIVE	<u>PDIP</u> 16	0 TO 70	View Contents	1KU 0.43	25	<u>N/A*</u>	40 23 Sep	5 WKS	Avnet AMERICA	150	BUY NOW
								1250 24 Sep				
								3724 04 Oct				
								>10k 09 Oct				
								633 16 Oct				
SN74S112AN3	OBSOLETE	<u>PDIP</u> 16	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN74S112ANSR	ACTIVE	SOP 16		View Contents	1KU 0.43	2000	<u>N/A*</u>	705 23 Sep	5 WKS			
								2000 03 Oct				
								4949 04 Oct				
								2302 11 Oct				
								>10k 18 Oct				

Products | Applications | Support | TI&ME

Trademarks | Privacy Policy | Terms of Use

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LS112A, Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset DEVICE STATUS: ACTIVE

PARAMETER NAME | SN54LS112A | SN74LS112A 5 Voltage Nodes (V) Vcc range (V) 4.5 to 5.5 4.75 to 5.25 Input Level TTL TTL Output Level TTL TTI. -0.4/8 Output Drive (mA) Output 2S 2S No. of Bits 2 2 0 th (ns) 20 tpd max (ns)

tsu (ns)

Texas Instruments

FEATURES ▲Back to Top

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

20

▲Back to Top DESCRIPTION

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS112A and SN74S112A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

▲Back to Top DATASHEET

Full datasheet in Acrobat PDF: sn74ls112a.pdf (300 KB) (Updated: 03/01/1988)

APPLICATION NOTES

■Back to Top

View Application Notes for <u>Digital Logic</u>

- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Designing with the SN54/74LS123 (Rev. A) (SDLA006A Updated: 03/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG

ABack to Top

TI INVENTORY STATUS

DEVICE INFORM		r Ku							INVENTORY STAT			D DISTRIBUTOR IN 3:00 PM GMT, 26 Sej	
ORDERABLE DEVICE	<u>STATUS</u>	PACKA TYPE P		TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74LS112AD	ACTIVE	<u>SOP</u>	16	0 TO 70	View Contents	1KU 0.42	40	<u>N/A*</u>	7640 19 Sep	4 WKS	Avnet AMERICA	>1k	BUY NOW
									1114 03 Oct				
									>10k 10 Oct				
SN74LS112ADR	ACTIVE	<u>SOP</u>	16	0 TO 70	View Contents	1KU 0.45	2500	<u>N/A*</u>	1112 03 Oct	4 WKS			
									>10k 10 Oct				
SN74LS112AN	ACTIVE	<u>PDIP</u>	16	0 TO 70	View Contents	1KU 0.42	25	<u>N/A*</u>	2000 30 Sep	4 WKS	Avnet AMERICA	>1k	BUY NOW
									>10k 02 Oct		DigiKey AMERICA	375	BUY NOW
									>10k 04 Oct				
SN74LS112AN3	OBSOLETE	<u>PDIP</u>	16	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN74LS112ANSR	ACTIVE	<u>SOP</u> (NS)	16		View Contents	1KU 0.42	2000	<u>N/A*</u>	>10k 04 Oct	4 WKS			

Table Data Updated on: 9/26/2002



♦ TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use