


DESCRIPTION

The HY638100 is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The HY638100 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

FEATURES

- High speed - 15/17/20/25ns
- Low power consumption
 - HY638100AS
 - Active : 150mA (max.)
 - Standby (TTL) : 50mA (max.)
 - (CMOS) : 2mA (max.)
 - HY638100AL
 - Active : 150mA (max.)
 - Standby (TTL) : 50mA (max.)
 - (CMOS) : 100µA (max.)
- Single 5V±10% power supply
- TTL compatible inputs and outputs
- 32 pin 400 mil SOJ (Revolutionary)
- 32 pin 400 mil TSOP-II


PIN CONNECTION



BLOCK DIAGRAM

PIN DESCRIPTION

Pin Name	Pin Function
CS	Chip Select
WE	Write Enable
OE	Output Enable
A0-A15	Address Inputs
IO1-IO8	Data Input/Output
Vcc	Power(+5V)
Vss	Ground



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
TA	Operating Temperature	0 to 70	°C
TBIAS	Temperature Under Bias	-10 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	VCC + 0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

Note:

- VIL = -3.0V for pulse width less than 10ns

TRUTH TABLE

MODE	I/O OPERATION	CS	WE	OE
Standby	High-Z	H	X	X
Output Disabled	High-Z	L	H	H
Read	Data out	L	H	L
Write	Data in	L	L	X

Note:

- X= Don't Care

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V± 10%, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	TYP.	MAX.	UNIT
ILI	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$		-2	-	2	μA
ILO	Output Leakage Current	$V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$		-2	-	2	μA
ICC1	Average Operating Current	$\overline{CS} = V_{IL}$, $I_{IO} = 0mA$ Min. Duty Cycle = 100%	15ns	-	-	150	mA
			17ns	-	-	150	mA
			20ns	-	-	140	mA
			25ns	-	-	130	mA
ISB	TTL Standby Current (TTL Inputs)	$\overline{CS} = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL} , Min. Cycle		-	-	50	mA
ISB1	CMOS Standby Current (CMOS Inputs)	$\overline{CS} \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		-	-	2	mA
			L	-	20	100	μA
VOL	Output Low Voltage	$I_{OL} = 8.0mA$		-	-	0.4	V
VOH	Output High Voltage	$I_{OH} = -4.0mA$		2.4	-	-	V

Note:

1. Typical values are at VCC=3.3V, T=25°C

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	15		17		20		25		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE											
1	tRC	Read Cycle Time	15	-	17	-	20	-	25	-	ns
2	tAA	Address Access Time	-	15	-	17	-	20	-	25	ns
	tACS	Chip Select Access Time	-	15	-	17	-	20	-	25	ns
4	tOE	Output Enable to Output Valid	-	8	-	9	-	10	-	12	ns
5	tCLZ	Chip Select to Low -Z Output	3	-	3	-	3	-	3	-	ns
6	tOLZ	Output Enable to Low-Z Output	3	-	3	-	3	-	3	-	ns
7	tCHZ	Chip Disable to High -Z Output	0	8	0	8	0	8	0	8	ns
8	tOHZ	Output Disable to High -Z Output	0	8	0	8	0	10	0	10	ns
9	tOH	Output Hold from Address Change	3	-	3	-	3	-	3	-	ns
WRITE CYCLE											
10	tWC	Write Cycle Time	15	-	17	-	20	-	25	-	ns
11	tCW	Chip Select to End of Write	11	-	12	-	13	-	15	-	ns
12	tAW	Address Valid to End of Write	11	-	12	-	13	-	15	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	tWP	Write Plus Width	11	-	11	-	13	-	15	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	0	-	ns
16	tWHZ	Write to High-Z Output	0	8	0	8	0	9	0	10	ns
17	tdW	Data to Write Time Overlap	8	-	10	-	10	-	15	-	ns
18	tdH	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	3	-	3	-	3	-	3	-	ns


AC TEST CONDITIONS

($T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V} \pm 10\%$, unless otherwise specified.)


PARAMETER	VALUE
Input Pulse Level	0V to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

AC TEST LOADS

Output Load (A)



Output Load (B)
(for tCHZ,tCLZ,tOLZ,tOHZ,tWHZ & tOW)



Note:
1. Including jig and scope capacitance.

CAPACITANCE


($T_A=25^{\circ}\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{I/O}	Input/Output Capacitance	V _{VO} =0V	10	pF

Note:
1. This parameter is sampled and not 100% tested.

TIMING DIAGRAM


READ CYCLE1



Note (READ CYCLE):

1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{CHZ} max. is less than t_{CLZ} min. both for a given device and from device to device.
3. WE is high for read cycle.


READ CYCLE2




Note (READ CYCLE):

1. WE is high for read cycle.
2. Device is continuously selected $\overline{CS}=V_{IL}$.
3. $\overline{OE}=V_{IL}$.

WRITE CYCLE 1 (\overline{OE} Clocked)



WRITE CYCLE 2 (\overline{OE} Low Fixed)



Note (WRITE CYCLE):

1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low, and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{OW} is measured from the later of \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
5. If \overline{OE} and \overline{WE} are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
7. D_{OUT} is the same phase of latest written data in this write cycle.
8. D_{OUT} is the read data of the new address.

DATA RETENTION CHARACTERISTICS (L Version)


(TA=0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP.	MAX.	UNIT
V _{DR}	V _{CC} for Data Retention	$\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$		2.0	-	-	V
I _{CCDR}	Data Retention Current	V _{CC} =3.0V $\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$	L	-	10	50	μA
t _{CDR}	Chip Disable to Data Retention Time	See Data Retention Timing Diagram		0	-	-	ns
t _R	Operating Recovery Time		t _{RC} ⁽²⁾	-	-	-	ns

Notes:


1. Typical values are at the condition of T_A=25°C.
2. t_{RC} is read cycle time.

DATA RETENTION TIMING DIAGRAM




PACKAGE INFORMATION

400mil 32 pin Small Outline J-Form Package (J)



400 mil 32 pin Plastic Thin Small Outline Package (T2)



ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY638100AJ	15/17/20/25		SOJ
HY638100ALJ	15/17/20/25	L-part	SOJ
HY638100AT2	15/17/20/25		TSOP-II
HY638100ALT2	15/17/20/25	L-part	TSOP-II
HY638100AR2	15/17/20/25		TSOP-II(R)
HY638100ALR2	15/17/20/25	L-part	TSOP-II(R)