

HY638100AS/HY638100AL 128 x 8 Bit FAST SRAM

PRELIMINARY

DESCRIPTION

The HY638100 is a 1,048,576 -bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The HY638100 uses eight common input and output liness and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using HYUNDAI's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

FEATURES

- High speed 15/17/20/25ns
- · Low power consumption
- HY638100AS

Active : 150mA (max.)

Standby (TTL) : 50mA (max.)

(CMOS): 2mA (max.)


- HY638100AL

Active : 150mA (max.) Standby (TTL) : 50mA (max.) (CMOS) : 100µA (max.)

• Single 5V±10% power supply

- TTL compatible inputs and outputs
- 32 pin 400 mil SOJ(Revolutionary)
- 32 pin 400 mil TSOP-II


PIN CONNECTION



BLOCK DIAGRAM

PIN DESCRIPTION

Pin Name	Pin Function
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
A0-A15	Address Inputs
1/01-1/08	Data Input/Output
Vcc	Power(+5V)
Vss	Ground



ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
TA	Operating Temperature	0 to 70	
TBIAS	Temperature Under Bias	-10 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	w
lout	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	Power Supply Voltage	4.5	5.0	5.5	V
ViH	Input High Voltage	2.2		Vcc + 0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	٧

Note:

TRUTH TABLE

MODE	VO OPERATION	ĊŚ	WE	ŌĒ
Standby	High-Z	Н	Х	X
Output Disabled	High-Z	L	H	н
Read	Data out	L	Н	L
Write	Data in	L	Ļ	X

Note:

1. X= Don't Care

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage
to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute
maximum rating conditions for extended period may affect reliability.

^{1.} ViL = -3.0V for pulse width less than 10ns

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = $5V\pm 10\%$, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	TYP.	MAX.	UNIT
ILI	Input Leakage Current	Vss ≤ Vin ≤ Vcc		-2		2	μΑ
lLO	Output Leakage Current	Vss ≤ Vout ≤ Vcc CS = Viн or OE=Viн or WE	E = VIL	-2	-	2	μА
			15ns	-		150	mA
ICC1	Average Operating	CS = Vil., Ivo = 0mA 17ns Min. Duty Cycle = 100% 20ns		_		150	mA.
1001	Current			-		140	mA_
			25ns	-		130	mA
ISB	TTL Standby Current (TTL Inputs)	CS=Viн,Vin=Viн or Vi∟, Min. Cycle		-	-	50	mA
	CMOS Standby	CS ≥ Vcc -0.2V, Vin ≥		-		2	mΑ
ISB1	Current(CMOS Inputs)	Vcc-0.2V or Vin ≤ 0.2V	L	-	20	100	μА
Vol	Output Low Voltage	loL= 8.0mA		-	-	0.4	
Voh	Output High Voltage	loн= - 4.0mA	·	2.4	_	_	V

Note:

^{1.} Typical values are at Vcc=3.3V, T=25°C

AC CHARACTERISTICS

(Ta=0°C to 70°C, Vcc=5V ±10%, unless otherwise noted.)

#	EVMBOL	/MBOL PARAMETER 15 MIN. MAX.		15	17		20		25		UNIT
#	SIMBUL			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII	
	READ CYCLE										
1	tRC	Read Cycle Time	15	-	17	_	20		25		ns
2	taa	Address Access Time	-	15		17		20		25	ns
	tacs	Chip Select Access Time		15		17	-	20		25	ns
4	toE	Output Enable to Output Valid		8_		9		10_		12	ns
5	tCLZ	Chip Select to Low -Z Output	3		_3		3	<u> </u>	3	-	ns_
6	toLZ	Output Enable to Low-Z Output	3	-	3	_	3		3	-	ns
7	tcHz	Chip Disable to High -Z Output	0	8	0	8_	0	8_	0	8	ns
8	tonz	Output Disable to High -Z Output	0	8	0	8	٥	10	0	10	กร
9	tон	Output Hold from Address Change	3		3		3		3		ns
	WRITE	CYCLE									
10	twc	Write Cycle Time	15	<u></u>	17		20		25		ns
11	tcw	Chip Select to End of Write	11		12		13	<u> </u>	15	-	ns
12	taw	Address Valid to End of Write	11	-	12	-	13	-	15	<u> </u>	ns_
13	tas	Address Set-up Time	0		0	-	0	<u> </u>	0	-	ns_
14	twp .	Write Plus Width	11	-	11	-	13	-	15	_	ns
15	twr	Write Recovery Time	0	-	0		0	-	0	_	ns_
16	twnz	Write to High-Z Output	0	8	0	8	0	9	0	10	ns
17	tow	Data to Write Time Overlap	8	_	10		10		15	<u> </u>	ns
18	tDH	Data Hold from Write Time	0	-	0	_	0		0	-	ns
19	tow	Output Active from End of Write	3	-	3	<u> </u>	_3	<u></u> _	3		ns

AC TEST CONDITIONS

(TA=0°C to 70°C, V_{CC}=5V ±10%, unless otherwise specified.)


PARAMETER	VALUE
Input Pulse Level	0V to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

AC TEST LOADS

Output Load (A)

Output Load (B)

(for tCHZ,tCLZ,tOLZ,tOHZ,tWHZ & tOW)



Note:

1. Including jig and scope capacitance.

CAPACITANCE

(TA=25°C, f= 1MHz)

SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
Cvo	Input/Output Capacitance	Vvo=0V	10	pF


Note:

1DG02-22-MAY95

^{1.} This parameter is sampled and not 100% tested.

TIMING DIAGRAM


READ CYCLE1



Note (READ CYCLE):

- 1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{CHZ} max, is less than t_{CLZ} min, both for a given device and from device to device.
- 3. WE is high for read cycle.

READ CYCLE2




Note (READ CYCLE):


- 1. WE is high for read cycle.
- 2. Device is continuously selected CS=VIL.
- 3. OE=VIL.

1DG02-22-MAY95

WRITE CYCLE 1(OE Clocked)



WRITE CYCLE 2(OE Low Fixed)



Note (WRITE CYCLE):

- 1. A write occurs during the overlap of a low \(\overlap{\text{CS}}\) and a low \(\overlap{\text{WE}}\). A write begins at the latest transition among \(\overlap{\text{CS}}\) going low, and \(\overlap{\text{WE}}\) going low: A write ends at the earlist transition among \(\overlap{\text{CS}}\) going high and \(\overlap{\text{WE}}\) going high. two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of CS going low to end of write.
- 3. tas is measured from the address valid to the beginning of write.
- twR is measured from the end of write to the address change. twR applied in case a write ends as CS or WE going high.
- 5. If OE and WE are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
- If CS goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- 7. Dout is the same phase of lastest written data in this write cycle.
- 8. Dout is the read data of the new address.

DATA RETENTION CHARACTERISTICS (L Version)


(TA=0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP.	MAX.	UNIT
VDR	Vcc for Data Retention	CS ≥ Vcc-0.2V Vss ≤ Vin ≤ Vcc		2.0	-	-	٧
ICCDR	Data Retention Current	Vcc=3.0V CS ≥ Vcc~0.2V Vss ≤ Vin ≤ Vcc	L	-	10	50	μА
tcor	Chip Disable to Data Retention Time	See Data Retention Timing		0	_	-	ns
tr	Operating Recovery Time	Diagram		trc(2)	-	_	ns

Notes

- 1. Typical values are at the condition of TA=25°C.
- 2. tRC is read cycle time.


DATA RETENTION TIMING DIAGRAM




1DG02-22-MAY95 181


PACKAGE INFORMATION

400mil 32 pin Small Outline J-Form Package (J)



400 mil 32 pin Plastic Thin Small Outline Package (T2)





ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY638100AJ	15/17/20/25		SOJ
HY638100ALJ	15/17/20/25	L-part	SOJ
HY638100AT2	15/17/20/25		TSOP-II
HY638100ALT2	15/17/20/25	L-part	TSOP-II
HY638100AR2	15/17/20/25		TSOP-II(R)
HY638100ALR2	15/17/20/25	L-part	TSOP-II(R)