

Precision 1-5 Clock Buffer

Features

- High speed, low noise non-inverting 1-5 buffer
- Supports up to two SDRAM DIMMs
- Low skew (<250ps) between any two output clocks
- I²C Serial Configuration interface
- Multiple Vdd, Vss pins for noise reduction
- 3.3V power supply voltage
- 16-pin TSSOP (L16) and QSOP (Q16) packages

Description

The PI6C185-01 is a high-speed low-noise 1-5 non-inverting buffer designed for SDRAM clock buffer applications.


This buffer is intended to be used with the PI6C10X clock generator for Intel Architecture-based Mobile systems.

At power up all SDRAM output are enabled and active. The I²C Serial control may be used to individually activate/deactivate any of the 5 output drivers.


Note:

Purchase of I²C components from Pericom conveys a license to use them in an I²C system as defined by Philips.

Block Diagram



Pin Configuration





Pin Description

Pin	Signal	Type	Qty	Description		
2,3,11,12,15	SDRAM [0.4]	I	5	Buffered Clock Outputs		
5	BUF_IN	I	1	Clock Buffer Input		
7	SDATA	I/O	1	Serial Data for I ² C interface		
8	SCLK	I	1	Serial Clock for I ² C interface		
1,6,13,16	Vdd	Power	4	3.3V Power Supply		
4,9,10,14	Vss	Ground	4	Ground		

PI6C185-01 I²C Address Assignment

A6	A5	A4	A3	A2	A 1	A0	R/W
1	1	0	1	0	0	1	0

PI6C185-01 Serial Configuration Map

Byte0: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin#	Description
Bit 7	12	SDRAM3 (Active/Inactive)
Bit 6	11	SDRAM2 (Active/Inactive)
Bit 5	-	NC (Initialize to 0)
Bit 4	-	NC (Initialize to 0)
Bit 3	-	NC (Initialize to 0)
Bit 2	-	NC (Initialize to 0)
Bit 1	3	SDRAM1 (Active/Inactive)
Bit 0	2	SDRAM0 (Active/Inactive)

Note:

Inactive means outputs are held LOW and are disabled from switching

Byte1: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin#	Description
Bit 7	-	NC (Initialize to 0)
Bit 6	-	NC (Initialize to 0)
Bit 5	-	NC (Initialize to 0)
Bit 4	-	NC (Initialize to 0)
Bit 3	-	NC (Initialize to 0)
Bit 2	-	NC (Initialize to 0)
Bit 1	-	NC (Initialize to 0)
Bit 0	15	SDRAM4 (Active/Inactive)



2-Wire I²C Control

The I²C interface permits individual enable/disable of each clock output and test mode enable.

The PI6C185-01 is a slave receiver device. It can not be read back. Sub addressing is not supported. All preceding bytes must be sent in order to change one of the control bytes.

Every bite put on the SDATA line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiving device.

During normal data transfers SDATA changes only when SCLK is LOW. Exceptions: A HIGH to LOW transition on SDATA while SCLK is HIGH indicates a "start" condition. A LOW to HIGH transition on SDATA while SCLK is HIGH is a "stop" condition and indicates the end of a data transfer cycle.

Each data transfer is initiated with a start condition and ended with

a stop condition. The first byte after a start condition is always a 7-bit address byte followed by a read/write bit. (HIGH = read from addressed device, LOW = write to addressed device). If the device's own address is detected, PI6C185-01 generates an acknowledge by pulling SDATA line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is detected.

Following acknowledgement of the address byte (0D2H), two more bytes must be sent:

- 1. "Command Code" byte, and
- 2. "Byte Count" byte.

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied0°C to +70°C
3.3V Supply Voltage to Ground Potential0.5V to +4.6V
DC Input Voltage0.5V to +4.6V

Note:

3

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Supply Current (Vdd = +3.465V, Cload = max)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
Idd	Supply Current	BUF_IN = 0 MHz			3	
Idd	Supply Current	BUF_IN = 66.66 MHz			TDD	mA
Idd	Supply Current	BUF_IN = 100.0 MHz			TBD	



DC Operating Specifications (Vdd = +3.3V $\pm 5\%$, Ta = 0°C - 70°C)

Symbol	Parameter	Condition	Min	Max	Units	
Input Vo	ltage				•	
Vih	Input High Voltage	Vdd 2		Vdd +0.3	v	
Vil	Input Low Voltage Vss-0.3 0.8		0.8	1		
Iil	Input Leakage Current	0 <vin<vdd< td=""><td>-5</td><td>+5</td><td>μА</td></vin<vdd<>	-5	+5	μА	
Vdd = 3	3.3V ± 5%					
Voh	Output High Voltage	Ioh = -1mA 2.4			v	
Vol	Output Low Voltage	Iol = 1 mA		0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Cin	Input Pin Capacitance			5	T	
Cout	t Output pins Capacitance 6		6	pF		
Lpin	Pin Inductance			7	nН	
Ta	Ambient Temperature	No Airflow	0	70	℃	

SDRAM Clock Buffer Operating Specification

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Iohmin	Pull-up current	Vout = 2.0V	-54			
Iohmax	Pull-up current	Vout = 3.135V			-46	mA
Iolmin	Pull-down current	Vout = 1.0V	54			
Iolmax	Pull-down current	Vout = 0.4V			53	
trhSDRAM	Output rise edge rate SDRAM only	3.3V ±5% @0.4V-2.4V	1.5		4	V/ns
tfhSDRAM	Output fall edge rate SDRAM only	3.3V ±5% @2.4V-0.4V	1.5		4	

AC Timing

Cymahal	Domonuoton	66 MHz		100 MHz		TT *4
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
tSDKP	SDRAM CLK period	15.0	15.5	10.0	10.5	
tSDKH	SDRAM CLK high time	5.6		3.3		ns
tSDKL	SDRAM CLK low time	5.3		3.1		
tSDRISE	SDRAM CLK rise time	1.5	4.0	1.5	4.0	37/
tSDFALL	SDRAM CLK fall time	1.5	4.0	1.5	4.0	V/ns
tpLH	SDRAM Buffer LH prop delay 1.0 5.0 1.0		5.0			
tpHL	SDRAM Buffer HL prop delay	1.0	5.0	1.0	5.0	
tpZL,tpZH	SDRAM Buffer Enable delay	1.0	8.0	1.0	8.0	ns
tpLZ,tpHZ	SDRAM Buffer Disable delay	1.0	8.0	1.0	8.0	
Duty Cycle	Measured at 1.5V	45	55	45	55	%
tSDSKW	SDRAM Output to Output Skew		250		250	ps






Figure 1. Clock Waveforms

Minimum and Maximum Expected Capacitive Loads

Cloc	k	Min Load	Max Load	Units	Notes
SDRA	λM	20	30	pF	SDRAM DIMM Specification

Notes:

- 1. Maximum rise/fall times are guaranteed at maximum specified load.
- 2. Minimum rise/fall times are guaranteed at minimum specified load.
- 3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional 500Ω resistor in parallel.

Design Guidelines to Reduce EMI

- 1. Place R_s series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10 pF. R_s Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.








Figure 2. Design Guidelines

16-Pin TSSOP (Package Data)



16-Pin QSOP (Package Data)



Ordering Information

P/N	Description
PI6C185-01L	16-Pin TSSOP Package
PI6C185-01Q	16-Pin QSOP Package

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com