National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

October 2006



LM158QML Low Power Dual Operational Amplifiers **General Description** Advantages

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15V power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.

- Two internally compensated op amps
- Eliminates need for dual supplies
- Allows direct sensing near Gnd and Vo also goes to Gnd
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features


- Available with radiation guarantee
- Internally frequency compensated for unity gain
- Large dc voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature compensated)
- Wide power supply range:
 - Single supply: 3V to 32V
 - or dual supplies: ±1.5V to ±16V
- Very low supply current drain (500 µA) essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing: 0V to V⁺ 1.5V

Ordering Information

NS Part Number	JAN Part Number	NS Package Number	Package Description
LM158H/883		H08C	8LD T0–99 Metal Can
LM158J/883	5962-8771001PA	J08A	8LD Ceramic DIP
LM158H-SMD	5962-8771001GA	H08C	8LD T0–99 Metal Can
LM158AH/883	5962-8771002GA	H08C	8LD T0–99 Metal Can
LM158AJ/883	5962-8771002PA	J08A	8LD Ceramic DIP
LM158AWG/883	5962-8771002QXA	WG10A	10LD Ceramic SOIC
LM158AH-QMLV	5962-8771002VGA	H08C	8LD T0–99 Metal Can
LM158AHLQMLV	5962L8771002VGA	H08C	8LD T0-99 Metal Can
	50k rd(Si)		
LM158AHRQMLV	5962R8771002VGA	H08C	8LD T0–99 Metal Can
	100k rd(Si)		
LM158AJLQML	5962L8771002QPA	J08A	8LD Ceramic DIP
	50k rd(Si)		
LM158AJ-QMLV	5962-8771002VPA	J08A	8LD Ceramic DIP
LM158AJLQMLV	5962L8771002VPA	J08A	8LD Ceramic DIP
	50k rd(Si)		
LM158AJRQMLV	5962R8771002VPA	J08A	8LD Ceramic DIP
	100k rd(Si)		
LM158AWG-QMLV	5962-8771002VXA	WG10A	10LD Ceramic SOIC

NS Part Number	JAN Part Number	NS Package Number	Package Description
LM158AWGLQMLV	5962L8771002VXA 50k rd(Si)	WG10A	10LD Ceramic SOIC
LM158AWGRQMLV	5962R8771002VXA 100k rd(Si)	WG10A	10LD Ceramic SOIC
nnection Diagra	ms		
	Metal C	Can Package v⁺	
	INVERTING 2		
	NON-INVERTING 3-		
		GND GND	
		op View age Number H08C	
		Package	
	INVERTING INPUT A		
		T + - 6 INVERTING INPUT B	
	GND 4		
		20150204	
		age Number J08A	
	10LD C	eramic SOIC	
		10 V+ 9 — ОUТ В	
	-IN A 2 +IN A 3	8IN B	
	GND 4 N/C 5	7 +IN B 6 N/C	
	T	20150202 op View	
	See NS Packa	ge Number WG10A	





Absolute Maximum Ratings (Note 1)

Oursely Mathematik	201/
Supply Voltage, V ⁺	32V _{DC}
Differential Input Voltage	32V _{DC}
Input Voltage	$-0.3V_{DC}$ to $+32V_{DC}$
Power Dissipation (Note 2)	830 mW
Output Short-Circuit to GND(Note 3)	Continuous
(One Amplifier)	
$V^+ \le 15V_{DC}$ and $T_A = 25^{\circ}C$	
Maximum Junction Temperature (T _{Jmax})	150°C
Input Current ($V_1 < -0.3V$)(Note 4)	50 mA
Operating Temperature Range	–55°C ≤ T _A ≤ +125°C
Storage Temperature Range	$-65^{\circ}C \le T_A \le +150^{\circ}C$
Lead Temperature (Soldering, 10 seconds)	
Metal Can	300°C
Ceramic DIP	260°C
Ceramic SOIC	260°C
Thermal Resistance	
θ_{JA}	
Metal Can (Still Air)	155°C/W
Metal Can (500LF/Min Air Flow)	80°C/W
Ceramic DIP (Still Air)	132°C/W
Ceramic DIP (500LF/Min Air Flow)	81°C/W
Ceramic SOIC (Still Air)	195°C/W
Ceramic SOIC (500LF/Min Air Flow)	131°C/W
$\theta_{\rm JC}$	
Metal Can	42°C/W
Ceramic DIP	23°C/W
Ceramic SOIC	33°C/W
Package Weight	
Metal Can	1,000mg
Ceramic DIP	1,100mg
Ceramic SOIC	220mg
ESD Tolerance (Note 7)	250V

Quality Conformance Inspection Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55
12	Settling time at	25
13	Settling time at	125
14	Settling time at	-55

LM158 Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified.

Symbol	Parameter	Conditions	Notes	Min	Мах	Units	Sub- groups
I _{cc}	Power Supply Current	$+V_{CC} = 5V, R_{L} = 100K,$			1.2	mA	1, 2, 3
		V _O = 1.4V					
		$+V_{CC} = 30V, R_{L} = 100K,$			3.0	mA	1
		V _O = 1.4V			4.0	mA	2, 3
V _{он}	Output Voltage High	$+V_{CC} = 30V, R_L = 2K\Omega$		26		V	1, 2, 3
		$+V_{CC} = 30V, R_L = 10K\Omega$		27		V	1, 2, 3
V _{OL}	Output Voltage Low	$+V_{CC} = 30V, R_L = 10K\Omega$			20	mV	1, 2, 3
		$+V_{CC} = 30V, I_{Sink} = 1\mu A$			20	mV	1, 2, 3
		$+V_{CC} = 5V, R_L = 10K\Omega$			20	mV	1, 2, 3
I _{Sink}	Output Sink Current	$+V_{CC} = 15V, V_{O} = 200mV,$		12		μA	1
		$+V_1 = 0V, -V_1 = +65mV$					
		$+V_{CC} = 15V, V_{O} = 2V,$		10		mA	1
		$+V_1 = 0V, -V_1 = +65mV$		5.0		mA	2, 3
I _{Source}	Output Source Current	$+V_{CC} = 15V, V_{O} = 2V,$			-20	mA	1
		$+V_1 = 0V, -V_1 = -65mV$			-10	mA	2, 3
l _{os}	Short Circuit Current	$+V_{CC} = 5V, V_O = 0V$		-60		mA	1
V _{IO}	Input Offset Voltage	$+V_{CC} = 30V, V_{CM} = 0V,$		-5.0	5.0	mV	1
		$R_{S} = 50\Omega, V_{O} = 1.4V$		-7.0	7.0	mV	2, 3
		$+V_{CC} = 30V, V_{CM} = 28.5V,$		-5.0	5.0	mV	1
		$R_{s} = 50\Omega, V_{O} = 1.4V$					
		$+V_{CC} = 30V, V_{CM} = 28V,$		-7.0	7.0	mV	2, 3
		$R_{S} = 50\Omega, V_{O} = 1.4V$					
		$+V_{CC} = 5V, V_{CM} = 0V,$		-5.0	5.0	mV	1
		$R_{S} = 50\Omega, V_{O} = 1.4V$		-7.0	7.0	mV	2, 3
CMRR	Common Mode Rejection Ratio	$+V_{CC} = 30V, R_{S} = 50\Omega$ V ₁ = 0V to 28.5V,		70		dB	1

LM158 Electrical Characteristics (Continued)

DC Parameters (Continued)

The following conditions apply, unless otherwise specified.

Symbol	Parameter	Conditions	Conditions Notes		Мах	Units	Sub- groups	
±I _{IB}	Input Blas Current	$+V_{CC} = 5V, V_{CM} = 0V$	(Note 5)	-150	-1.0	nA	1	
			(Note 5)	-300	-1.0	nA	2, 3	
I _{IO}	Input Offset Current	$+V_{CC} = 5V, V_{CM} = 0V$		-30	30	nA	1	
				-100	100	nA	2, 3	
PSRR	Power Supply Rejection Ratio	$+V_{CC} = 5V$ to 30V,		65		dB	1	
		$V_{CM} = 0V$						
V _{CM}	Common Mode Voltage Range	$+V_{CC} = 30V$	(Note 6),		28.5	V	1	
			(Note 8)					
			(Note 6),		28.0	V	2, 3	
			(Note 8)					
V _{Diff}	Differential Input Voltage		(Note 9)		32	V	1, 2, 3	
A _{VS}	Large Signal Gain	$+V_{CC} = 15V, R_L = 2K\Omega,$		50		V/mV	4	
		$V_{\rm O} = 1V$ to $11V$		25		V/mV	5, 6	

LM158A Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
I _{CC}	Power Supply Current	$+V_{CC} = 5V, R_{L} = 100K,$ $V_{O} = 1.4V$			1.2	mA	1, 2, 3
		$+V_{CC} = 30V, R_{L} = 100K,$			3.0	mA	1
		$V_{O} = 1.4V$			4.0	mA	2, 3
V _{он}	Output Voltage High	$+V_{CC} = 30V, R_{L} = 2K\Omega$		26		V	1, 2, 3
0.1		$+V_{CC} = 30V, R_L = 10K\Omega$		27		V	1, 2, 3
V _{OL}	Output Voltage Low	$+V_{CC} = 30V, R_{L} = 10K\Omega$			40	mV	1
					100	mV	2, 3
		$+V_{CC} = 30V, I_{Sink} = 1\mu A$			40	mV	1
					100	mV	2, 3
		$+V_{CC} = 5V, R_{L} = 10K\Omega$			40	mV	1
					100	mV	2, 3
Sink	Output Sink Current	$+V_{CC} = 15V, V_{O} = 200mV,$		12		μA	1
		$+V_1 = 0V, -V_1 = +65mV$				·	
		$+V_{CC} = 15V, V_{O} = 2V,$		10		mA	1
		$+V_1 = 0V, -V_1 = +65mV$		5.0		mA	2, 3
Source	Output Source Current	$+V_{CC} = 15V, V_{O} = 2V,$			-20	mA	1
		$+V_1 = 0V, -V_1 = -65mV$			-10	mA	2, 3
os	Short Circuit Current	$+V_{\rm CC} = 5V, V_{\rm O} = 0V$		-60		mA	1
V _{IO}	Input Offset Voltage	$+V_{\rm CC} = 30V, V_{\rm CM} = 0V,$		-2.0	2.0	mV	1
		$R_{S} = 50\Omega, V_{O} = 1.4V$		-4.0	4.0	mV	2, 3
		$+V_{CC} = 30V, V_{CM} = 28.5V,$		-2.0	2.0	mV	1
		$R_{\rm S} = 50\Omega, V_{\rm O} = 1.4V$					
		$+V_{CC} = 30V, V_{CM} = 28V,$		-4.0	4.0	mV	2, 3
		$R_{S} = 50\Omega, V_{O} = 1.4V$					
		$+V_{CC} = 5V, V_{CM} = 0V,$		-2.0	2.0	mV	1
		$R_{\rm S} = 50\Omega, V_{\rm O} = 1.4V$		-4.0	4.0	mV	2, 3
CMRR	Common Mode Rejection Ratio	$+V_{CC} = 30V, R_S = 50\Omega$		70		dB	1
		$V_{I} = 0V$ to 28.5V,					
±l _{IB}	Input Blas Current	$+V_{CC} = 5V, V_{CM} = 0V$	(Note 5)	-50	-1.0	nA	1
			(Note 5)	-100	-1.0	nA	2, 3
10	Input Offset Current	$+V_{CC} = 5V, V_{CM} = 0V$		-10	10	nA	1
				-30	30	nA	2, 3
PSRR	Power Supply Rejection Ratio	$+V_{CC} = 5V$ to 30V,		65		dB	1
		$V_{CM} = 0V$	())		00 -		
V _{CM}	Common Mode Voltage Range	$+V_{CC} = 30V$	(Note 6),		28.5	V	1
			(Note 8)		00.0	14	
			(Note 6),		28.0	V	2, 3
	Differential Input Valtage		(Note 8)		20	1/	1.0.0
V _{Diff}	Differential Input Voltage		(Note 9)	E0	32	V	1, 2, 3
A _{VS}	Large Signal Gain	$+V_{CC} = 15V, R_{L} = 2K\Omega,$		50		V/mV	4
		$V_{O} = 1V$ to $11V$		25		V/mV	5, 6

LM158A Electrical Characteristics (Continued)

DC Drift Parameters

The following conditions apply, unless otherwise specified.

DC: All voltages referenced to device ground.

Delta calculations are performed on QMLV devices at Group B, Subgroup 5 only.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage	$+V_{CC} = 30V, V_{CM} = 0V,$ $R_{S} = 50\Omega, V_{O} = 1.4V$		-0.5	0.5	mV	1
		$+V_{CC} = 30V, V_{CM} = 28V,$		-0.5	0.5	mV	1
		$R_{\rm S} = 50\Omega, V_{\rm O} = 1.4V$		0.0	0.0		
		$+V_{CC} = 5V, V_{CM} = 0V,$		-0.5	0.5	mV	1
		$R_{\rm S} = 50\Omega, V_{\rm O} = 1.4V$					
±I _{IB}	Input Bias Current	$+V_{CC} = 5V, V_{CM} = 0V$	(Note 5)	-10	10	nA	1

DC Parameters 50K Post Radiation Limits @ +25°C(Note 10)

The following conditions apply, unless otherwise specified.

DC: All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage	$+V_{CC} = 30V, V_{CM} = 0V,$ $R_{S} = 50\Omega, V_{O} = 1.4V$	(Note 10)	-4.0	4.0	mV	1
		$+V_{CC} = 30V, V_{CM} = 28V,$ $R_{S} = 50\Omega, V_{O} = 1.4V$	(Note 10)	-4.0	4.0	mV	1
		$+V_{CC} = 5V, V_{CM} = 0V,$ $R_{S} = 50\Omega, V_{O} = 1.4V$	(Note 10)	-4.0	4.0	mV	1
±I _{IB}	Input Bias Current	$+V_{CC} = 5V, V_{CM} = 0V$	(Notes 5, 10)	-60	-1.0	nA	1

DC Parameters 100K Post Radiation Limits @ +25°C (Note 10)

The following conditions apply, unless otherwise specified.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub - groups
V _{IO}	Input Offset Voltage	$\begin{aligned} +V_{CC} &= 30V, \ V_{CM} = 0V, \\ R_S &= 50\Omega, \ V_O = 1.4V \end{aligned}$	(Note 10)	-4.0	4.0	mV	1
		$\begin{aligned} +V_{CC} &= 30V, \ V_{CM} &= 28V, \\ R_S &= 50\Omega, \ V_O &= 1.4V \end{aligned}$	(Note 10)	-4.0	4.0	mV	1
		+V _{CC} = 5V, V _{CM} = 0V, R _S = 50 Ω , V _O = 1.4V	(Note 10)	-4.0	4.0	mV	1
±I _{IB}	Input Bias Current	$+V_{CC} = 5V, V_{CM} = 0V$	(Notes 5, 10)	-60	-1.0	nA	1
I _{cc}	Power Supply Current	$+V_{CC} = 5V, R_{L} = 100K,$ $V_{O} = 1.4V$	(Note 10)		1.5	mA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

Note 4: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V⁺voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3V (at 25°C).

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

Note 6: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V (at 25°C). The upper end of the common-mode voltage range is V^+ –1.5V (at 25°C), but either or both inputs can go to +32V without damage, independent of the magnitude of V^+ .


Note 7: Human body model, 1.5 k Ω in series with 100 pF.


Note 8: Guaranteed by input offset voltage.

Note 9: Guaranteed parameter not tested.

Note 10: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019








20150239

Input Current


 $V_{CM} = 0 V_{DC}$

Typical Performance Characteristics (Continued)


LM158QML




Large Signal Frequency Response




Output Characteristics Current Sinking




Voltage Follower Pulse Response (Small Signal)



Output Characteristics Current Sourcing



Current Limiting



Application Hints

The LM158 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V_{DC}. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V_{DC}.

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V⁺ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.


To reduce the power supply current drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.


For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion. Where the load is directly coupled, as in dc applications, there is no crossover distortion. Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case noninverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.


The bias network of the LM158 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of 3 $V_{\rm DC}$ to 30 $V_{\rm DC}.$

Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.


The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of V⁺/2) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.
















Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)




 $A_V = \frac{R_f}{R1} \ \text{(As shown, } A_V = 10\text{)}$






LM158QML





LM158QML

Typical Single-Supply Applications (V⁺ = 5.0 V_{DC}) (Continued)











LM158QML

Q = 25







Revision History									
Date	Revision	Section	Originator	Changes					
Released									
07/12/05	A	New release to corporate fomat.	L. Lytle	2 MDS datasheets converted into one					
				Corporate datasheet format.					
				MNLM158-X-RH Rev 1C1 & MNLM158-X					
				Rev 1A1 will be archived.					
01/09/06	В	Typical Single-Supply Applications	R. Malone	Correct an equation From: V1 + V2 + V3 +					
				V4 To: V1 + V2 - V3 - V4 (right after art -08,					
				pg 12). Reason: To reflect same correction					
				made in commercial data sheet. Revision A					
				will be archived.					
01/27/06	С	Features, Ordering Information Table	Larry McGee	Added reference to radiation, NSID's to					
		and Post Radiation Electrical's		Ordering Table and Post Rad limits for 100k					
10/05/06	D	Connection Diagram, page 2	R. Malone	Corrected typo title for Ceramic SOIC.					
				Revision C will be Archived					

LM158QML

