

ORDERING INFORMATION

Part No.	Speed	Temp.	Package
HY62V256BLLJ	85/100/120		SOP
HY62V256BLLT1	85/100/120		TSOP-I Standard
HY62V256BLLR1	85/100/120		TSOP-I Reversed
HY62V256BLLJ-I	85/100/120	E.T.	SOP
HY62V256BLLT1-I	85/100/120	E.T.	TSOP-I Standard
HY62V256BLLR1-I	85/100/120	E.T.	TSOP-I Reversed
HY62U256BLLJ	100/120/150		SOP
HY62U256BLLT1	100/120/150		TSOP-I Standard
HY62U256BLLR1	100/120/150		TSOP-I Reversed
HY62U256BLLJ-I	100/120/150	E.T.	SOP
HY62U256BLLT1-I	100/120/150	E.T.	TSOP-I Standard
HY62U256BLLR1-I	100/120/150	E.T.	TSOP-I Reversed

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit	Remark
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.5 to 4.6	V	
T _A	Operating Temperature	0 to 70	i	HY62V256B HY62U256B
		-40 to 85	i	HY62V256B-I HY62U256B-I
T _{STG}	Storage Temperature	-65 to 150	i	
P _D	Power Dissipation	1.0	W	
I _{OUT}	Data Output Current	50	mA	
T _{SD}	Lead Soldering Temperature & Time	260•10	i •sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 T_A=0°C to 70°C (Normal)/ -40°C to 85°C(E.T.)

Symbol	Parameter	Product	Min.	Type	Max.	Unit
V _{CC}	Power Supply Voltage	HY62V256B-(I)	3.0	3.3	3.6	V
		HY62U256B-(I)	2.7	3.0	3.3	V
V _{SS}	Ground		0	0	0	V
V _{IH}	Input High Voltage		2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage		-0.5(1)	-	0.4	V

Note

- V_{IL} = -3.0V for pulse width less than 30ns

TRUTH TABLE

/CS	/WE	/OE	MODE	I/O OPERATION
H	X	X	Standby	High-Z
L	H	H	Output Disabled	High-Z
L	H	L	Read	Data Out
L	L	X	Write	Data In

Note

1. H=V_{IH}, L=V_{IL}, X=Don't Care

DC CHARACTERISTICS

V_{cc} = 3.3V ; 10%/3.0V ; 10%, T_A = 0 ; to 70 ; (Normal)/ -40 ; to 85 ; (E.T.) unless otherwise specified.

Symbol	Parameter		Test Condition	Min.	Typ.	Max.	Unit	
I _{LI}	Input Leakage Current		V _{ss} ; \hat{V}_{IN} ; \hat{V}_{CC}	-1	-	1	uA	
I _{LO}	Output Leakage Current		V _{ss} ; \hat{V}_{OUT} ; \hat{V}_{CC} , /CS = V _{IH} or /OE = V _{IH} or /WE = V _{IL}	-1	-	1	uA	
I _{CC}	Operating Power Supply Current		/CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA	-	1	2	mA	
I _{CC1}	Average Operating Current		/CS = V _{IL} , Min. Duty Cycle = 100%, I _{I/O} = 0mA	-	15	30	mA	
I _{SB}	TTL Standby Current (TTL Inputs)		/CS = V _{IH}	-	-	0.3	mA	
I _{SB1}	CMOS Standby Current	HY62V256B	/CS ; $\hat{V}_{CC} - 0.2V$	LL	-	1.5	20	uA
		HY62V256B-I		LL	-	1.5	25	uA
		HY62U256B		LL	-	1	15	uA
		HY62U256B-I		LL	-	1	20	uA
V _{OL}	Output Low Voltage		I _{OL} = 2.1mA	-	-	0.4	V	
V _{OH}	Output High Voltage		I _{OH} = -1mA	2.2	-	-	V	

Note : Typical values are at V_{cc} = 3.3V/3.0V, T_A = 25 ;

AC CHARACTERISTICS(I)

V_{cc} = 3.3V; 10%, T_A = 0; to 70; (Normal)/ -40; to 85; (E.T.) unless otherwise specified.

#	Symbol	Parameter	-85		-10		-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE									
1	t _{RC}	Read Cycle Time	85	-	100	-	120	-	ns
2	t _{AA}	Address Access Time	-	85	-	100	-	120	ns
3	t _{ACS}	Chip Select Access Time	-	85	-	100	-	120	ns
4	t _{OE}	Output Enable to Output Valid	-	45	-	50	-	60	ns
5	t _{CLZ}	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
6	t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	t _{CHZ}	Chip Disable to Output in High Z	0	30	0	30	0	40	ns
8	t _{OHZ}	Out Disable to Output in High Z	0	30	0	30	0	40	ns
9	t _{OH}	Output Hold from Address Change	10	-	10	-	10	-	ns
WRITE CYCLE									
10	t _{WC}	Write Cycle Time	85	-	100	-	120	-	ns
11	t _{CW}	Chip Selection to End of Write	70	-	80	-	100	-	ns
12	t _{AW}	Address Valid to End of Write	70	-	80	-	100	-	ns
13	t _{AS}	Address Set-up Time	0	-	0	-	0	-	ns
14	t _{WP}	Write Pulse Width	55	-	60	-	85	-	ns
15	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
16	t _{WHZ}	Write to Output in High Z	0	30	0	30	0	30	ns
17	t _{DW}	Data to Write Time Overlap	40	-	45	-	50	-	ns
18	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t _{OW}	Output Active from End of Write	5	-	5	-	5	-	ns

AC CHARACTERISTICS(II)

V_{cc} = 3.0V; 10%, T_A = 0; to 70; (Normal)/ -40; to 85; (E.T.) unless otherwise specified.


#	Symbol	Parameter	-10		-12		-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE									
1	t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
2	t _{AA}	Address Access Time	-	100	-	120	-	150	ns
3	t _{ACS}	Chip Select Access Time	-	100	-	120	-	150	ns
4	t _{OE}	Output Enable to Output Valid	-	50	-	60	-	75	ns
5	t _{CLZ}	Chip Select to Output in Low Z	20	-	20	-	20	-	ns
6	t _{OLZ}	Output Enable to Output in Low Z	10	-	10	-	10	-	ns
7	t _{CHZ}	Chip Disable to Output in High Z	0	30	0	40	0	50	ns
8	t _{OHZ}	Out Disable to Output in High Z	0	30	0	40	0	50	ns
9	t _{OH}	Output Hold from Address Change	20	-	20	-	20	-	ns
WRITE CYCLE									
10	t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
11	t _{CW}	Chip Selection to End of Write	80	-	100	-	120	-	ns
12	t _{AW}	Address Valid to End of Write	80	-	100	-	120	-	ns
13	t _{AS}	Address Set-up Time	0	-	0	-	0	-	ns
14	t _{WP}	Write Pulse Width	75	-	85	-	100	-	ns
15	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
16	t _{WHZ}	Write to Output in High Z	0	35	0	40	0	50	ns
17	t _{DW}	Data to Write Time Overlap	45	-	50	-	60	-	ns
18	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t _{OW}	Output Active from End of Write	10	-	10	-	20	-	ns

AC TEST CONDITIONS

$T_A = 0_i$ to 70_i (Normal) / -40_i to 85_i (E.T.) unless otherwise specified

PARAMETER	VALUE
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 100\text{pF} + 1\text{TTL Load}$

AC TEST LOADS



Note : Including jig and scope capacitance

CAPACITANCE


$T_A = 25_i$, $f = 1.0\text{MHz}$

Symbol	Parameter	Condition	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
$C_{I/O}$	Input /Output Capacitance	$V_{I/O} = 0V$	8	pF

Note : These parameters are sampled and not 100% tested

TIMING DIAGRAM


READ CYCLE 1



Note(READ CYCLE):

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. /WE is high for the read cycle.


READ CYCLE 2




Note(READ CYCLE):

1. /WE is high for the read cycle.
2. Device is continuously selected /CS= VIL.
3. /OE =VIL.

WRITE CYCLE 1(/OE Clocked)



WRITE CYCLE 2 (/OE Low Fixed)



Notes(WRITE CYCLE):

1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition among /CS going low and /WE going low: A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tcw is measured from the later of /CS going low to the end of write .
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR is applied in case a write ends as /CS, or /WE going high.
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state, input of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS goes low simultaneously with /WE going low, or after /WE going low, the outputs remain in high impedance state.
7. DOUT is the same phase of the latest written data in this write cycle.
8. DOUT is the read data of the new address.

DATA RETENTION CHARACTERISTIC


TA=0°C to 70°C (Normal)/ -40°C to 85°C(E.T.)

Symbol	Parameter		Test Condition	Min	Typ	Max	Unit
VDR	Vcc for Data Retention		CS _i \hat{V}_{cc} -0.2V, Vss _i \hat{V}_{IN} _i \hat{V}_{cc}	2.0	-	-	V
ICCDR	Data Retention Current	HY62V256B	Vcc=3.0V, /CS _i \hat{V}_{cc} - 0.2V, Vss _i \hat{V}_{IN} _i \hat{V}_{cc}	-	1	15	uA
		HY62V256B-I		-	1	20	uA
		HY62U256B		-	1	15	uA
		HY62U256B-I		-	1	20	uA
tCDR	Chip Deselect to Data Retention Time		See Data Retention	0	-	-	ns
tR	Operating Recovery Time		Timing Diagram	tRC(2)	-	-	ns

Notes

1. Typical values are under the condition of TA = 25 ; .
2. tRC is read cycle time.

DATA RETENTION TIMING DIAGRAM



Note :


1. 3.0V : HY62V256B and HY62V25B-I
2. 2.7V : HY62U256B and HY62U256B-I

RELIABILITY SPEC.



TEST MODE		TEST SPEC.
ESD	HBM	\hat{V} 2000V
	MM	\hat{V} 250V
LATCH - UP		\hat{I} -100mA
		\hat{I} 100mA

PACKAGE INFORMATION


28pin 8x13.4mm Thin Small Outline Package Standard(T1)





UNIT : INCH(mm) **MAX.**
MIN.




28pin 8x13.4mm Thin Small Outline Package Reversed(R1)



UNIT : INCH(mm) **MAX.**
MIN.



28pin 330mil Small Outline Package(J)



UNIT : INCH(mm) **MAX**
MIN.

