

### Description


The PUMA2S16000 is a 16Mbit high speed static RAM organised as 512K x 32 in a 66 pin ceramic PGA package. Access times are 25, 35, 45 and 55ns. The device has a user configurable output width 8,16, or 32 bits wide with four separate Write Enables and Chip Selects. It features a low power standby mode with 3.0V battery back-up compatible and has completely static operation. The package includes on board decoupling capacitors and is suitable for thermal ladder operations. It may be screened in accordance with MIL-STD-883.

16,777,216 bit CMOS High Speed Static RAM

### Features

- 16MBit Fast SRAM Module.
- PGA Ceramic package.
- Fast Access times of 25/35/45/55 ns.
- User Configurable as 8 / 16 / 32 bit wide output.
- CMOS Technology.
- Operating Power 4150 / 2800 / 2130 mW(max.)
- Single 5V±10% Power supply.
- TTL compatible inputs and outputs.
- Footprint compatible with PUMA2S4000.

### Block Diagram



### Pin Definition

VIEW FROM ABOVE		
①	⑫	⑬
D8	WE2	D15
②	⑬	⑭
D9	CS2	D14
③	⑭	⑮
D10	GND	D13
④	⑮	⑯
A13	D11	D12
⑤	⑯	⑰
A14	A10	OE
⑦	⑰	⑱
A15	A11	A17
A16	A12	WE1
⑨	⑲	⑳
A18	VCC	D7
⑩	⑳	⑳
D0	CS1	D6
⑪	⑳	⑳
D1	NC	D5
⑫	⑳	⑳
D2	D3	D4
⑬	⑳	⑳
D24	VCC	D31
⑭	⑳	⑳
D25	CS4	D30
⑮	⑳	⑳
D26	WE4	D29
⑯	⑳	⑳
A6	D27	D28
⑰	⑳	⑳
A7	A3	A0
⑱	⑳	⑳
A9	WE3	D23
⑲	⑳	⑳
D16	CS3	D22
⑳	⑳	⑳
D17	GND	D21
⑳	⑳	⑳
D18	D19	D20

### Pin Functions

<b>A0 - A18</b>	Address Inputs
<b>CS1-4</b>	Chip Select
<b>WE1-4</b>	Write Enable
<b>V<sub>cc</sub></b>	Power(+5V)

<b>D0 - D31</b>	Data Inputs/Outputs
<b>OE</b>	Output Enable
<b>NC</b>	No Connect
<b>GND</b>	Ground

**DC OPERATING CONDITIONS****Absolute Maximum Ratings<sup>(1)</sup>**

Voltage on any pin relative to V <sub>ss</sub> <sup>(2)</sup>	V <sub>T</sub>	-0.5V to +7 V
Power Dissipation	P <sub>D</sub>	4 W
Storage Temperature	T <sub>STG</sub>	-55 to +150 °C

Notes (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: -3.0V for less than 10ns.

**Recommended Operating Conditions**

Parameter	Symbol	min	typ	max	units
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>ih</sub>	2.2	-	V <sub>cc</sub> +0.5	V
Input Low Voltage	V <sub>il</sub>	-0.5	-	0.8	V
Operating Temperature	T <sub>A</sub>	0	-	70	°C
	T <sub>AI</sub>	-40	-	85	°C (Suffix I)
	T <sub>AM</sub>	-55	-	125	°C (Suffix M, MB)

**DC Electrical Characteristics (V<sub>cc</sub>=5V±10%, T<sub>A</sub>=-55°C to +125°C)**

Parameter	Symbol	Test Condition	min	typ <sup>(1)</sup>	max	Unit
Input Leakage Current Address, OE WE, CS	I <sub>LI1</sub> I <sub>LI2</sub>	V <sub>IN</sub> =0V to V <sub>cc</sub> V <sub>IN</sub> =0V to V <sub>cc</sub>	-8 -2	-	8 2	µA
Output Leakage Current	I <sub>LO</sub>	CS <sup>(2)</sup> =V <sub>ih</sub> or OE=V <sub>ih</sub> , V <sub>I/O</sub> =0V to V <sub>cc</sub> WE <sup>(2)</sup> =V <sub>il</sub>	-8	-	8	µA
Average Supply Current	32bit 16bit 8bit	I <sub>CC32</sub> I <sub>CC16</sub> I <sub>CC8</sub>	V <sub>cc</sub> =5.5V WE <sup>(2)</sup> =V <sub>il</sub> or WE <sup>(2)</sup> =OE=V <sub>ih</sub> , 100% duty. As above As above	- - -	720 480 360	mA
Standby Supply Current	TTL levels CMOS levels	I <sub>SB</sub> I <sub>SB1</sub>	CS <sup>(2)</sup> =V <sub>ih</sub> , V <sub>cc</sub> =5.5V CS <sup>(2)</sup> ≥V <sub>cc</sub> -0.2V, 0.2V≥V <sub>IN</sub> ≥V <sub>cc</sub> -0.2V	- -	240 40	mA
Output Voltage Low	V <sub>OL</sub>	I <sub>OL</sub> =8.0 mA	-	-	0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>OH</sub> =-4.0 mA	2.4	-	-	V

Notes: (1) Typical values are at V<sub>cc</sub>=5.0V, T<sub>A</sub>=25°C and specified loading.

(2) CS and WE above are accessed through CS1-4 and WE1-4 respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

**Capacitance (V<sub>cc</sub>=5V±10%, T<sub>A</sub>=25°C) Note: These parameters are calculated and not measured.**

Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance Address, OE WE1-4, CS1-4	C <sub>IN1</sub> C <sub>IN2</sub>	V <sub>IN</sub> =0V V <sub>IN</sub> =0V	- -	34 6	pF
I/O Capacitance D0-31	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	42	pF (8 bit mode)

## Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA2S16000 module.

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	$V_{cc}$ Current	I/O Pin	Reference Cycle
Not Selected	1	X	X	$I_{SB1}, I_{SB2}$	High Z	Power Down
Output Disable	0	1	1	$I_{cc}$	High Z	
Read	0	0	1	$I_{cc}$	$D_{OUT}$	Read cycle
Write	0	X	0	$I_{cc}$	$D_{IN}$	Write Cycle

1 =  $V_{IH}$ ,

0 =  $V_{IL}$ ,

X = Don't Care

Note:  $\overline{CS}$  above is accessed through  $\overline{CS1} \sim 4$  and WE is accessed through  $\overline{WE1} \sim 4$ . For correct operation,  $\overline{CS1} \sim 4$  and  $\overline{WE1} \sim 4$  must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.


## Low $V_{cc}$ Data Retention Characteristics - L Version Only ( $T_A = -55^\circ C$ to $+125^\circ C$ )

Parameter	Symbol	Test Condition	min	typ	max	Unit
$V_{cc}$ for Data Retention	$V_{DR}$	$\overline{CS1} \sim 4 \geq V_{cc} - 0.2V$	2.0	-	5.5	V
Data Retention Current	$I_{CCDR}$	$V_{cc} = 3.0V, \overline{CS1} \sim 4 \geq V_{cc} - 0.2V,$ $0.2V \geq V_{IN} \geq V_{cc} - 0.2V$	-	-	0.8	mA
Chip Deselect to Data Retention	$t_{CDR}$	See Retention Waveform	0	-	-	ns
Operation Recovery Time	$t_R$	See Retention Waveform	5	-	-	ms

## AC Test Conditions

## Output Load

- \*Input pulse levels: 0.0V to 3.0V
- \*Input rise and fall times: 3 ns
- \*Input and Output timing reference levels: 1.5V
- \* $V_{cc} = 5V \pm 10\%$
- \*PUMA module is tested in 32 bit mode.




**AC OPERATING CONDITIONS****Read Cycle**

Parameter	Symbol	025		35		45		55		Units
		min	max	min	max	min	max	min	max	
Read Cycle Time	$t_{RC}$	25	-	35	-	45	-	55	-	ns
Address Access Time	$t_{AA}$	-	25	-	35	-	45	-	55	ns
Chip Select Access Time	$t_{ACS}$	-	25	-	35	-	45	-	55	ns
Output Enable to Output Valid	$t_{OE}$	-	15	-	15	-	15	-	15	ns
Output Hold from Address Change	$t_{OH}$	5	-	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	$t_{CLZ}$	5	-	5	-	5	-	5	-	ns
Output Enable to Output in Low Z	$t_{OLZ}$	0	-	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z <sup>(3)</sup>	$t_{CHZ}$	0	10	0	10	0	10	-	10	ns
Output Disable to Output in High Z <sup>(3)</sup>	$t_{OHZ}$	0	10	0	10	0	10	0	10	ns

**Write Cycle**

Parameter	Symbol	025		35		45		55		Unit
		min	max	min	max	min	max	min	max	
Write Cycle Time	$t_{WC}$	25	-	35	-	45	-	55	-	ns
Chip Selection to End of Write	$t_{CW}$	15	-	15	-	15	-	15	-	ns
Address Valid to End of Write	$t_{AW}$	15	-	15	-	15	-	15	-	ns
Address Setup Time	$t_{AS}$	0	-	0	-	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	15	-	15	-	15	-	15	-	ns
Write Recovery Time	$t_{WR}$	0	-	0	-	0	-	0	-	ns
Write to Output in High Z	$t_{WHZ}$	0	10	0	10	0	10	0	10	ns
Data to Write Time Overlap	$t_{DW}$	10	-	10	-	10	-	10	-	ns
Data Hold from Write Time	$t_{DH}$	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	$t_{OW}$	5	-	5	-	5	-	5	-	ns


### Read Cycle Timing Waveform<sup>(1,2)</sup>




#### Notes:

- (1) During the Read Cycle, WE1~4 is high for the PUMA 2S16000 module.
- (2) Address valid prior to or coincident with CS transition Low.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

### Write Cycle No.1 Timing Waveform



## Write Cycle No.2 Timing Waveform<sup>(5)</sup>




Note: These waveforms are shown for the PUMA 2S16000.

## AC Characteristics Notes


- (1) A write occurs during the overlap ( $t_{wp}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low. ( $\overline{OE} = V_{IL}$ )
- (6)  $D_{OUT}$  is in the same phase as written data of this write cycle.
- (7)  $D_{OUT}$  is the read data of next address.
- (8) If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9)  $t_{WHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

$\overline{WE}$  above refers to  $\overline{WE1-4}$ .

## Low $V_{cc}$ Data Retention Timing Waveform



**Package Details** Dimensions in mm (inches).



**Military Screening Procedure**

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

<b>MB MULTICHIP MODULE SCREENING FLOW</b>		
<b>SCREEN</b>	<b>TEST METHOD</b>	<b>LEVEL</b>
<b>Visual and Mechanical</b>		
Internal visual	2010 Condition B or manufacturers equivalent	100%
Temperature cycle	1010 Condition C(10 Cycles, -65°C to +150°C)	100%
Constant acceleration	2001 Condition E(Y <sub>1</sub> only)(10,000g)	100%
<b>Burn-In</b>		
Pre-Burn-in electrical	Per applicable device specifications at T <sub>A</sub> =+25°C	100%
Burn-in	Method 1015, Condition D, T <sub>A</sub> =+125°C, 160hrs min	100%
<b>Final Electrical Tests</b>		
Static(dc)	Per applicable Device Specification a)@ T <sub>A</sub> =+25°C and power supply extremes b)@ temperature and power supply extremes	100% 100%
Functional	a)@ T <sub>A</sub> =+25°C and power supply extremes b)@ temperature and power supply extremes	100% 100%
Switching(ac)	a)@ T <sub>A</sub> =+25°C and power supply extremes b)@ temperature and power supply extremes	100% 100%
<b>Percent Defective allowable(PDA)</b>	Calculated at post burn-in at T <sub>A</sub> =+25°C	10%
<b>Hermeticity</b>		
Fine	1014	
Gross	Condition A Condition C	100% 100%
<b>Quality Conformance</b>	Per applicable Device Specification	Sample
<b>External Visual</b>	2009 Per vendor or customer specification	100%

## Ordering Information

### PUMA2S16000LMB-025

		Speed	025	= 25 ns
			35	= 35 ns
			45	= 45 ns
			55	= 55 ns
		Temp. range/screening	Blank	= Commercial Temp.
			I	= Industrial Temp.
			M	= Military Temp.
			MB	= Screened in accordance with MIL-STD 883
		Power Consumption	Blank	= Standard Power
			L	= Low Power
		Memory Type	S16000	= 512KX32 SRAM (Configurable as 1Mx16 and 2Mx8)