Preliminary

3.3 V V_{DD}



GS8151E18/36T-225/200/180/166/150/133

100-Pin TQFP **Commercial Temp** Industrial Temp

1M x 18, 512K x 36 225 MHz-133 MHz **16Mb** Sync Burst SRAMs 2.5 V or 3.3 V I/O

Features

- FT pin for user-configurable flow through or pipeline operation
- Dual Cycle Deselect (DCD) operation
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip read parity checking; even or odd selectable
- 3.3 V +10%/-5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write (\overline{BW}) and/or Global Write (\overline{GW}) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package

		-225	-200	-180	-166	-150	-133	Unit
Flow	tCycle	4.4	5.0	5.5	6.0	6.6	7.5	ns
Through	tκα	2.5	3.0	3.2	3.5	3.8	4.0	ns
2-1-1-1	Curr (x18)	205	185	185	185	185	140	mΑ
	Curr (x36)	240	210	210	210	210	160	mΑ
Pipeline	t _{KQ}	7.0	7.5	8.0	8.5	10.0	11.0	ns
3-1-1-1	tCycle	8.5	10.0	10.0	10.0	10.0	15.0	ns
	Curr (x18)	350	315	290	270	250	230	mΑ
	Curr (x36)	410	370	340	315	290	260	mA

Functional Description

Applications

The GS8151E18/36T is a 18,874,368-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable ($\overline{E1}$), address burst control inputs (\overline{ADSP} , \overline{ADSC} , \overline{ADV}) and write control inputs (\overline{Bx} , \overline{BW} , \overline{GW}) are synchronous and are controlled by a positiveedge-triggered clock input (CK). Output enable (G) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either ADSP or ADSC inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in either linear or interleave order with the

Linear Burst Order (\overline{LBO}) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the \overline{FT} mode pin (Pin 14). Holding the \overline{FT} mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding \overline{FT} high places the RAM in Pipeline mode, activating the risingedge-triggered Data Output Register.

DCD Pipelined Reads

The GS8151E18/36T is a DCD (Dual Cycle Deselect) pipelined synchronous SRAM. SCD (Single Cycle Deselect) versions are also available. DCD SRAMs pipeline disable commands to the same degree as read commands. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (\overline{Bx}). In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

ByteSafe Parity Functions

The GS8151E18/36 features ByteSafe data security functions. See detailed discussion following.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.


Core and Interface Voltages

The GS8151E18/36T operates on a 3.3 V power supply. All input are 3.3 V- and 2.5 V-compatible. Separate output power (V_{DDO}) pins are used to decouple output noise from the internal circuits and are 3.3 V- and 2.5 V-compatible.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. ByteSafe is a Trademark of Giga Semiconductor, Inc. (GSI Technology).




GS8151E18 100-Pin TQFP Pinout



© 1999, Giga Semiconductor, Inc.



GS8151E36 100-Pin TQFP Pinout





TQFP Pin Description

Pin Location	Symbol	Туре	Description
37, 36	A0, A1	I	Address field LSBs and Address Counter preset Inputs
35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 92, 97	A2—A18	Ι	Address Inputs
80	A19	I	Address Inputs (x18 versions)
63, 62, 59, 58, 57, 53, 52 68, 69, 72, 73, 74, 75, 78, 79 13, 12, 9, 8, 7, 6, 3, 2 18, 19, 22, 23, 24, 25, 28, 29	DQA1—DQA8 DQB1—DQB8 DQC1—DQC8 DQD1—DQD8	I/O	Data Input and Output pins (x36 Version)
51, 80, 1, 30	DQa9, DQb9, DQc9, DQd9	I/O	Data Input and Output pins (x36 Version)
58, 59, 62, 63, 68, 69, 72, 73, 74 8, 9, 12, 13, 18, 19, 22, 23, 24	DQa1—DQa9 DQb1—DQb9	I/O	Data Input and Output pins (x18 Version)
51, 52, 53, 56, 57 75, 78, 79, 1, 2, 3, 6, 7, 25, 28, 29, 30	NC	_	No Connect (x18 Version)
16	DP	I	Parity Input; 1 = Even, 0 = Odd
66	QE	0	Parity Error Out; Open Drain Output
87	BW	I	Byte Write—Writes all enabled bytes; active low
93, 94	Ba, Bb	I	Byte Write Enable for DQA, DQB Data I/Os; active low
95, 96	Bc, BD	ļ	Byte Write Enable for DQc, DQb Data I/Os; active low (x36 Version)
95, 96	NC		No Connect (x18 Version)
89	CK	I	Clock Input Signal; active high
88	GW	I	Global Write Enable—Writes all bytes; active low
98	Ē1	I	Chip Enable; active low
86	G	I	Output Enable; active low
83	ADV	I	Burst address counter advance enable; active low
84, 85	ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
64	ZZ	I	Sleep Mode control; active high
38	TMS	I	Scan Test Mode Select
39	TDI	Ι	Scan Test Data In
42	TDO	0	Scan Test Data Out
43	TCK		Scan Test Clock
14	FT		Flow Through or Pipeline mode; active low
31	LBO	I	Linear Burst Order mode; active low
15, 41, 65, 91	V _{DD}	I	Core power supply
5,10,17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	I	I/O and Core Ground
4, 11, 20, 27, 54, 61, 70, 77	V _{DDQ}	I	Output driver power supply


Rev: 1.01 11/2000

© 1999, Giga Semiconductor, Inc.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.



GS8151E18/36 Block Diagram



Note: Only x36 version shown for simplicity.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LDO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control	ГТ	H or NC	Pipeline
Dewer Dewe Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}
ByteSafe Data Parity Control	DP	L	Check for Odd Parity
DyleSale Dala Failly Collino		H or NC	Check for Even Parity

Note:

There are is a pull-up devices on the DP and $\overline{\text{FT}}$ pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18



Byte Write Truth Table

Function	GW	BW	BA	Вв	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

Note:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.

2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.

3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.

4. Bytes c and D are only available on the x36 version.



Synchronous Truth Table

Operation	Address Used	State Diagram Key ⁵	Ē1	ADSP	ADSC	ADV	₩ ³	DQ ⁴
Deselect Cycle, Power Down	None	Х	Н	X	L	Х	X	High-Z
Deselect Cycle, Power Down	None	Х	L	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	L	Х	Х	Х	Q
Read Cycle, Begin Burst	External	R	L	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Н	L	Х	Т	D
Read Cycle, Continue Burst	Next	CR	Х	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Х	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Н	Н	Т	D

Note:

1. X = Don t Care, H = High, L = Low

2. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.

3. \overline{G} is an asynchronous input. \overline{G} can be driven high at any time to disable active output drivers. \overline{G} low can only enable active drivers (shown as Q in the Truth Table above).


4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.

5. Tying <u>ADSP</u> high and <u>ADSC</u> low allows simple non-burst synchronous operations. See **BOLD** items above.

6. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.



Simplified State Diagram




Notes:

- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes \overline{G} is tied low.
- 2. The <u>upper portion</u> of the diagram assumes active use of only the Enable (E1) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



Simplified State Diagram with \overline{G}



Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
- 2. Use of Dummy Reads (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume G has been pulsed high long enough to turn the RAM s drivers off and for incoming data to meet Data Input Set Up Time.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	0.5 to V _{DD}	V
V _{CK}	Voltage on Clock Input Pin	0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	0.5 to V _{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	0.5 to V _{DD} +0.5 (\leq 4.6 V max.)	V
I _{IN}	Input Current on Any Pin	+/ 20	mA
I _{OUT}	Output Current on Any I/O Pin	+/ 20	mA
PD	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	55 to 125	٥C
T _{BIAS}	Temperature Under Bias	55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	V _{DD}	3.135	3.3	3.6	V	
I/O Supply Voltage	V _{DDQ}	2.375	2.5	V _{DD}	V	1
Input High Voltage	V _{IH}	1.7		V _{DD} +0.3	V	2
Input Low Voltage	V _{IL}	0.3		0.8	V	2
Ambient Temperature (Commercial Range Versions)	Τ _Α	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	Τ _Α	40	25	85	٥C	3

Recommended Operating Conditions

Notes:


Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V ≤ V_{DDQ} ≤ 2.375 V (i.e., 2.5 V I/O) and 3.6 V ≤ V_{DDQ} ≤ 3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.

2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.


- Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character 1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 4. Input Under/overshoot voltage must be 2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tKC.



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6 (x36) 12 (x18)	7 (x36) 12 (x18)	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	R_{\ThetaJA}	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	R_{\ThetaJA}	24	°C/W	1,2
Junction to Case (TOP)		R_{\ThetaJC}	9	°C/W	3

Notes:

1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.

2. SCMI G-38-87

3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

© 1999, Giga Semiconductor, Inc.




AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for $t_{\text{LZ}}, \, t_{\text{HZ}}, \, t_{\text{OLZ}}$ and t_{OHZ}
- 4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	IIL	V _{IN} = 0 to V _{DD}	1 uA	1 uA
ZZ Input Current	I _{INZZ}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	1 uA 1 uA	1 uA 300 uA
Mode Pin Input Current	I _{INM}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	300 uA 1 uA	1 uA 1 uA
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	1 uA	1 uA
Output High Voltage	V _{OH}	I _{OH} = 4 mA, V _{DDQ} = 2.375 V	1.7 V	
Output High Voltage	V _{OH}	I _{OH} = 4 mA, V _{DDQ} = 3.135 V	2.4 V	
Output Low Voltage	V _{OL}	I _{OL} = 4 mA		0.4 V



Preliminary GS8151E18/36T-225/200/180/166/150/133

Operat	ting (Operating Currents																
						-5	-225	-200	0	-180	õ	-16	-166	-150	00	-133		
Parameter	eter	Test Conditions		Mode	Svmbol	0	-40	0	-40	0	-40	0	-40	0		0	-40	Unit
						to 70°C	to 85°C											
			1~26)	Pipeline	aal Doa	335 74	345 84	303 66	313 76	278 59	288 69	260 55	270 65	240 50	250 60	218 44	228 54	mA
Operating		Device Selected; All other inputs	(ncy)	Flow Through	aal Doa	199 39	209 49	177 33	187 43	177 33	187 43	177 33	187 43	177 33	187 43	134 22	144 32	mA
Current		≥V _{IH} or ≤ V _{IL} Output open	(~18)	Pipeline	مما المعم	310 37	320 47	281 33	291 43	258 30	268 40	242 27	252 37	223 25	233 35	204 22	214 32	mA
				Flow Through	loo Iooa	186 19	196 29	166 17	176 27	166 17	176 27	166 17	176 27	166 17	176 27	127 11	137 21	mA
Standhy				Pipeline	I _{SB}	10	20	10	20	10	20	10	20	10	20	10	20	mA
Current		ZZ ≥ V _{DD} – 0.2 V		Flow Through	ISB	10	20	10	20	10	20	10	20	10	20	10	20	mA
Decelert	5 7	Device Deselected;		Pipeline	مما	80	85	75	80	20	75	64	70	60	65	50	55	шA
Current	ut .	All other inputs ≥ V _{IH} or ≤ V _{IL}		Flow Through	مما	60	65	50	55	50	55	50	55	50	55	45	50	mA

 Rev: 1.01 11/2000
 14/31

 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

© 1999, Giga Semiconductor, Inc.



AC Electrical Characteristics

	Parameter	Symbol	-22	25	-20	00	-1	80	-16	66	-1	50	-1	33	Unit
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	Clock Cycle Time	tKC	4.4	—	5.0	—	5.5	—	6.0	—	6.7	—	7.5	—	ns
Dinalina	Clock to Output Valid	tKQ	—	2.5	_	3.0	—	3.2	_	3.5	—	3.8		4.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	—	1.5	—	1.5	_	1.5	_	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	-	1.5	-	1.5	_	1.5	_	1.5	—	1.5	—	ns
	Clock Cycle Time	tKC	8.5	—	10.0	—	10.0		10.0	—	10.0	_	15.0	_	ns
Flow	Clock to Output Valid	tKQ	_	7.0	_	7.5	—	8.0		8.5	—	10.0		11.0	ns
Through	Clock to Output Invalid	tKQX	3.0	—	3.0	—	3.0	—	3.0		3.0	—	3.0	—	ns
	Clock to Output in Low-Z	tLZ ¹	3.0	—	3.0	—	3.0		3.0	—	3.0	—	3.0	—	ns
L	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	—	1.5	—	1.7	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.5	—	1.5	—	1.7	—	2	—	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.5	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	4.0	ns
	G to Output Valid	tOE	—	2.5		3.2	—	3.2		3.5	—	3.8		4.0	ns
	G to output in Low-Z	tOLZ ¹	0	—	0	—	0	_	0	—	0	—	0		ns
	G to output in High-Z	tOHZ ¹		2.5		3.0		3.2	_	3.5	—	3.8		4.0	ns
	Setup time	tS	1.5	—	1.5	—	1.5	_	1.5	—	1.5	—	1.5	—	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	tZZS ²	5	—	5	—	5	_	5	_	5	—	5	—	ns
	ZZ hold time	tZZH ²	1	—	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	100	—	100	—	100	—	100	—	100	—	100	—	ns


Notes:

1. These parameters are sampled and are not 100% tested.

2. ZZ is an asynchronous signal. However, In order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Write Cycle Timing



© 1999, Giga Semiconductor, Inc.




Flow Through Read Cycle Timing






Flow Through Read-Write Cycle Timing






Pipelined DCD Read Cycle Timing






Pipelined DCD Read-Write Cycle Timing





Sleep Mode Timing Diagram



Application Tips

Single and Dual Cycle Deselect

SCD devices force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Unlike JTAG implementations that have been common among SRAM vendors for the last several years, this implementation does offer a form of EXTEST, known as Clock Assisted EXTEST, reducing or eliminating the "hand coding" that has been required to overcome the test program compiler errors caused by previous non-compliant implementations. The JTAG Port interfaces with conventional 2.5 V CMOS logic level signaling.

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.



JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.



JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Revi	ie isior ode	I					ľ	Not	Use	d					Co	l/ nfig		ion				EDI	EC	hn Ve Cod	nd					Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x36	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1

Tap Controller Instruction Set

Overview


There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1 compliant because some of the mandatory instructions are uniquely implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers.This device will not perform INTEST or the preload portion of the SAMPLE / PRELOAD command.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired



instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This functionality is not Standard 1149.1 compliant.



EXTEST (EXTEST-A)

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. The EXTEST implementation in this device does not, without further user intervention, actually move the contents of the scan chain onto the RAM s output pins. Therefore, this device is not strictly 1149.1-compliant. Nevertheless, this RAM s TAP does respond to an all 0s instruction, EXTEST (000), by overriding the RAM s control inputs and activating the Data I/O output drivers. The RAM s main clock (CK) may then be used to transfer Boundary Scan Register contents associated with each I/O from the scan register to the RAM s output drivers and onto the I/O pins. A single CK transition is sufficient to transfer the data, but more transitions will do no harm.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

Instruction	Code	Description	Notes
EXTEST-A	000	Places the Boundary Scan Register between TDI and TDO. This RAM implements an Clock Assisted EXTEST function. *Not 1149.1 Compliant *	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

JTAG TAP Instruction Set Summary

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.



JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input High Voltage	V _{IHT}	0.7 * V _{DD}	V _{DD} +0.3	V	1, 2
Test Port Input Low Voltage	V _{ILT}	-0.3	0.3 * V _{DD}	V	1, 2
TMS, TCK and TDI Input Leakage Current	I _{INTH}	-300	1	uA	3
TMS, TCK and TDI Input Leakage Current	I _{INTL}	—1	1	uA	4
TDO Output Leakage Current	I _{OLT}	-1	1	uA	5
Test Port Output High Voltage	V _{OHT}	1.7	—	V	6, 7
Test Port Output Low Voltage	V _{OLT}		0.4	V	6, 8

Note:

- 1. This device features input buffers compatible with 2.5 V I/O drivers.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tTKC.
- 3. $V_{DD} \ge V_{IN} \ge V_{IL}$
- 4. 0 V \leq V_{IN} \leq V_{IL}
- 5. Output Disable, $V_{OUT} = 0$ to V_{DD}
- 6. The TDO output driver is served by the V_{DD} supply.
- 7. I_{OH} = -4 mA
- 8. I_{OL} = + 4 mA


JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V

Notes:

1. Include scope and jig capacitance.


2. Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance



JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	20	_	ns
TCK Low to TDO Valid	tTKQ	_	10	ns
TCK High Pulse Width	tTKH	10	_	ns
TCK Low Pulse Width	tTKL	10	_	ns
TDI & TMS Set Up Time	tTS	5		ns
TDI & TMS Hold Time	tTH	5	_	ns



GS8151E18/36T TQFP Boundary Scan Register

1 $PH = 0$ n/a 2 $PH = 0$ n/a 3 A_{10} 44 4 A_{11} 45 5 A_{12} 46 6 A_{13} 47 7 A_{14} 48 8 A_{15} 49 9 A_{16} 50 10 $x36 = DQ_{A9}$ NC = 1 51 11 DQ_{A6} NC = 1 52 12 $DQA7$ NC = 1 53 13 $DQA6$ NC = 1 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ 64 60 20 QE $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB6$ $NC = 1$ 75 27 <	Order	x36	x18	Pin
3 A_{10} 44 4 A_{11} 45 5 A_{12} 46 6 A_{13} 47 7 A_{14} 48 8 A_{15} 49 9 A_{16} 49 9 A_{16} 50 10 $x36 = DQ_{A9}$ $NC = 1$ 51 11 DQ_{A6} $NC = 1$ 53 13 $DQA6$ $NC = 1$ 53 14 $DQA5$ $NC = 1$ 56 14 $DQA6$ $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA4$ $DQA4$ 63 18 $DQA1$ $DQA4$ 63 19 ZZ $DQA4$ 63 21 $DQB1$ $DQA4$ 63 22 $DQB2$ $DQA6$ 69 23 $DQB4$ $DQA4$ 72 24 $DQB4$ $DQA4$ 73	1	PH = ()	n/a
4 A11 45 5 A12 46 6 A13 47 7 A14 48 8 A15 49 9 A16 50 10 x36 = DQA9 NC = 1 51 11 DQA8 NC = 1 52 12 DQA7 NC = 1 53 13 DQA6 NC = 1 57 15 DQA4 DQA1 58 16 DQA3 DQA2 59 17 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 63 20 QE 66 69 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB6 NC = 1 75 27 DQB6 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81	2	PH = ()	n/a
5 A_{12} 46 6 A_{13} 47 7 A_{14} 48 8 A_{15} 49 9 A_{16} 50 10 $x36 = DQ_{A9}$ NC = 1 51 11 DQ_{A6} NC = 1 53 13 DQ_{A6} NC = 1 56 14 DQ_{A5} NC = 1 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA4$ $DQA4$ 63 18 $DQA1$ $DQA4$ 63 19 ZZ 64 64 20 QE 66 69 21 $DQB1$ $DQA5$ 68 22 $DQB2$ $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB6$ $NC = 1$ 75 27 $DQB7$ $NC = 1$ 78 28 $DQB8$ $NC = 1$ 79 30 $A9$	3	A10		44
6 A_{13} 47 7 A_{14} 48 8 A_{15} 49 9 A_{16} 50 10 $x36 = DQA_9$ $NC = 1$ 51 11 $DQA8$ $NC = 1$ 52 12 $DQA7$ $NC = 1$ 53 13 $DQA6$ $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ 64 64 20 \overline{QE} 66 69 21 $DQB1$ $DQA4$ 63 19 ZZ 64 69 21 $DQB1$ $DQA4$ 63 22 $DQB2$ $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB6$ $NC = 1$ 75 27	4	A 11		45
7 A_{14} 48 8 A_{15} 49 9 A_{16} 50 10 $x36 = DQ_{A9}$ $NC = 1$ 51 11 DQ_{A8} $NC = 1$ 52 12 DQ_{A7} $NC = 1$ 53 13 DQ_{A6} $NC = 1$ 56 14 DQ_{A5} $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ $DQA4$ 63 19 ZZ $DQA4$ 63 19 ZZ $DQA4$ 63 20 QE $DQA4$ 63 21 $DQB1$ $DQA5$ 68 22 $DQB2$ $DQA6$ 69 23 $DQB4$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB5$ $DQA9$ 74	5	A12		46
8 A_{15} 49 9 A_{16} 50 10 $x36 = DQA9$ $NC = 1$ 51 11 $DQA8$ $NC = 1$ 52 12 $DQA7$ $NC = 1$ 53 13 $DQA6$ $NC = 1$ 56 14 $DQA5$ $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ 64 64 20 QE $DQA5$ 68 22 $DQB1$ $DQA5$ 68 22 $DQB2$ $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB6$ $NC = 1$ 75 27 $DQB7$ $NC = 1$ 78 28 $DQB8$ $NC = 1$ 79 30 $A9$ 81 31 </td <td>6</td> <td>A13</td> <td></td> <td>47</td>	6	A13		47
9 A_{16} 50 10 $x36 = DQA9$ $NC = 1$ 51 11 $DQA8$ $NC = 1$ 52 12 $DQA7$ $NC = 1$ 53 13 $DQA6$ $NC = 1$ 56 14 $DQA5$ $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ 64 64 20 QE 66 69 21 $DQB1$ $DQA5$ 68 22 $DQB2$ $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB7$ $NC = 1$ 75 27 $DQB7$ $NC = 1$ 78 28 $DQB8$ $NC = 1$ 79 30 $A9$ 81 31 31 $A8$ 82	7	A14		48
10 $x36 = DQA9$ $NC = 1$ 51 11 $DQA8$ $NC = 1$ 52 12 $DQA7$ $NC = 1$ 53 13 $DQA6$ $NC = 1$ 56 14 $DQA5$ $NC = 1$ 57 15 $DQA4$ $DQA1$ 58 16 $DQA3$ $DQA2$ 59 17 $DQA2$ $DQA3$ 62 18 $DQA1$ $DQA4$ 63 19 ZZ 64 64 20 QE $DQA6$ 69 21 $DQB1$ $DQA5$ 68 22 $DQB2$ $DQA6$ 69 23 $DQB3$ $DQA7$ 72 24 $DQB4$ $DQA8$ 73 25 $DQB6$ $NC = 1$ 75 27 $DQB7$ $NC = 1$ 78 28 $DQB8$ $NC = 1$ 79 30 $A9$ 81 31 $A8$ 32 \overline{ADV} 83 82 83 <td>8</td> <td>A15</td> <td></td> <td>49</td>	8	A15		49
11 DQA8 NC = 1 52 12 DQA7 NC = 1 53 13 DQA6 NC = 1 56 14 DQA5 NC = 1 57 15 DQA4 DQA1 58 16 DQA3 DQA2 59 17 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 20 QE 66 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB4 DQA9 74 26 DQB5 DQA9 74 26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 32 ADV 83 82	9	A16		50
12 DQA7 NC = 1 53 13 DQA6 NC = 1 56 14 DQA5 NC = 1 57 15 DQA4 DQA1 58 16 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 20 QE 66 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB4 DQA9 74 26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 32 ADV 83 82	10	x36 = DQA9	NC = 1	51
13 DQA6 NC = 1 56 14 DQA5 NC = 1 57 15 DQA4 DQA1 58 16 DQA3 DQA2 59 17 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 20 QE 66 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB4 DQA9 74 26 DQB5 DQA9 74 26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 32 \overline{ADV} 83 82	11	DQA8	NC = 1	52
14 DQA5 NC = 1 57 15 DQA4 DQA1 58 16 DQA3 DQA2 59 17 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 20 QE 66 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB4 DQA8 73 25 DQB5 DQA9 74 26 DQB7 NC = 1 75 27 DQB8 NC = 1 79 30 A9 81 31 31 A8 82 82 32 ADV 83 83	12	DQA7	NC = 1	53
15 DQA4 DQA1 58 16 DQA3 DQA2 59 17 DQA2 DQA3 62 18 DQA1 DQA4 63 19 ZZ 64 20 QE 66 21 DQB1 DQA5 68 22 DQB2 DQA6 69 23 DQB3 DQA7 72 24 DQB4 DQA9 74 26 DQB5 DQA9 74 26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 32 \overline{ADV} 83 82	13	DQA6	NC = 1	56
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	14	DQa5	NC = 1	57
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15	DQA4	DQA1	58
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	16	DQA3	DQA2	59
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	17	DQA2	62	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	18	DQA1	DQA4	63
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	19	ZZ		64
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	20	QE		66
23 DQB3 DQA7 72 24 DQB4 DQA8 73 25 DQB5 DQA9 74 26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 82 32 ADV 83	21	DQ _{B1}	DQA5	68
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	22	DQB2	DQA6	69
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	23	DQ _{B3}	DQA7	72
26 DQB6 NC = 1 75 27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 82 32 ADV 83	24	DQB4	DQA8	73
27 DQB7 NC = 1 78 28 DQB8 NC = 1 79 30 A9 81 31 A8 82 32 ADV 83	25	DQ _{B5}	DQA9	74
28 DQB8 NC = 1 79 30 A9 81 31 A8 82 32 ADV 83	26	DQB6	NC = 1	75
30 A9 81 31 A8 82 32 ADV 83	27	DQ _{B7}	NC = 1	78
31 A8 82 32 ADV 83	28	DQ _{B8}	NC = 1	79
32 <u>ADV</u> 83	30	A9		81
	31	A8		82
33 ADSP 84	32	ADV		83
	33	ADSP		84

Order	x36	x18	Pin
34	ADSC		85
35	G		86
36	BW		87
37	GW		88
38	CK		89
39	PH = ()	n/a
40	PH = ()	n/a
41	A17		92
42	Ba		93
43	Вв		94
44	Bc	NC = 1	95
45	BD	NC = 1	96
46	A18	•	97
47	Ē1		98
48	A7		99
49	A6		100
50	x36 = DQc9	1	
51	DQc8	NC = 1	2
52	DQc7	NC = 1	3
53	DQc6	NC = 1	6
54	DQc5	NC = 1	7
55	DQc4	DQ _{B1}	8
56	DQc3	DQ _{B2}	9
57	DQc2	DQ _{B3}	12
58	DQc1	DQ _{B4}	13
59	FT		14
60	DP		16
61	PH = ()	n/a
61	PH = 1		n/a
62	DQ _{D1}	DQ _{B5}	18
63	DQD2	DQ _{B6}	19
64	DQD3	DQ _{B7}	22

Order	x36	x18	Pin
65	DQD4	DQ _{B8}	23
66	DQD5	DQ _{B9}	24
67	DQD6	NC = 1	25
68	DQ _{D7}	NC = 1	28
69	DQD8	NC = 1	29
70	x36 = DQ _{D9}	NC = 1	30
71	LBO	31	
72	A5		32
73	A4		33
74	A3		34
75	A2		35
76	A1		36
77	A0		37
78	PH = ()	n/a

BPR 1999.05.14

Note:

1. The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.

2. Registers are listed in exit order (i.e. Location 1 is the first out of the TDO pin.


3. NC = No Connect, NA = Not Active, PH = Place Holder (No associated pin)



Preliminary GS8151E18/36T-225/200/180/166/150/133

TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09		0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch		0.65	
L	L Foot Length		0.60	0.75
L1	1 Lead Length		1.00	
Y	Coplanarity			0.10
θ	Lead Angle	0°		7°



Notes:

1. All dimensions are in millimeters (mm).

2. Package width and length do not include mold protrusion.

© 1999, Giga Semiconductor, Inc.



Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8151E18T-225	ByteSafe DCD Pipeline/Flow Through	TQFP	225/7	С	
1M x 18	GS8151E18T-200	ByteSafe DCD Pipeline/Flow Through	TQFP	200/7.5	С	
1M x 18	GS8151E18T-180	ByteSafe DCD Pipeline/Flow Through	TQFP	180/8	С	
1M x 18	GS8151E18T-166	ByteSafe DCD Pipeline/Flow Through	TQFP	166/8.5	С	
1M x 18	GS8151E18T-150	ByteSafe DCD Pipeline/Flow Through	TQFP	150/10	С	
1M x 18	GS8151E18T-133	ByteSafe DCD Pipeline/Flow Through TQFP 133/1		133/11	С	
512K x 36	GS8151E36T-225	ByteSafe DCD Pipeline/Flow Through	TQFP	225/7	С	
512K x 36	GS8151E36T-200	ByteSafe DCD Pipeline/Flow Through	TQFP	200/7.5	С	
512K x 36	GS8151E36T-180	ByteSafe DCD Pipeline/Flow Through	TQFP	180/8	С	
512K x 36	GS8151E36T-166	ByteSafe DCD Pipeline/Flow Through	TQFP	166/8.5	С	
512K x 36	GS8151E36T-150	ByteSafe DCD Pipeline/Flow Through	TQFP	150/10	С	
512K x 36	GS8151E36T-133	ByteSafe DCD Pipeline/Flow Through	TQFP	133/11	С	
1M x 18	GS8151E18T-225I	ByteSafe DCD Pipeline/Flow Through TQFP 225/		225/7	I	Not Available
1M x 18	GS8151E18T-200I	ByteSafe DCD Pipeline/Flow Through TQFP 20		200/7.5	I	Not Available
1M x 18	GS8151E18T-180I	ByteSafe DCD Pipeline/Flow Through TQFP 180/8		180/8	I	
1M x 18	GS8151E18T-166I	ByteSafe DCD Pipeline/Flow Through	TQFP	166/8.5	I	
1M x 18	GS8151E18T-150I	ByteSafe DCD Pipeline/Flow Through	TQFP	150/10	I	
1M x 18	GS8151E18T-133I	ByteSafe DCD Pipeline/Flow Through TQFP 133/1		133/11	I	
512K x 36	GS8151E36T-225I	ByteSafe DCD Pipeline/Flow Through TQFP 225/7		I	Not Available	
512K x 36	GS8151E36T-200I	ByteSafe DCD Pipeline/Flow Through TQFP 20		200/7.5	Ι	Not Available
512K x 36	GS8151E36T-180I	ByteSafe DCD Pipeline/Flow Through	TQFP	180/8	Ι	
512K x 36	GS8151E36T-166I	ByteSafe DCD Pipeline/Flow Through TQFP 166/8.5		I		
512K x 36	GS8151E36T-150I	ByteSafe DCD Pipeline/Flow Through TQFP 150/10 I		I		
512K x 36	GS8151E36T-133I	ByteSafe DCD Pipeline/Flow Through	TQFP	133/11	I	

Notes:

1. Customers requiring delivery in Tape and Reel should add the character T to the end of the part number. Example: GS8151E18T-150IT.

2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.

3. T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.

4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<u>www.gsitechnology.com</u>) for a complete listing of current offerings.



0.18u 16M Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8151E18_r1		Creation of new datasheet
8151E18_11; Content		 Update Features list on page 1 Completely change table on page 1 Update Mode Pin Functions table on page 6