TI0103-D3339, JUNE 1989-REVISED JANUARY 1990


- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The 54ACT11112 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125 $^{\circ}\text{C}$ . The 74ACT11112 is characterized for operation from  $-40^{\circ}\text{C}$  to 85 $^{\circ}\text{C}$ .

54ACT11112 ... J PACKAGE 74ACT11112 ... D OR N PACKAGE (TOP VIEW)



54ACT11112 ... FK PACKAGE (TOP VIEW)



NC-No internal connection

EPIC is a trademark of Texas Instruments Incorporated.


TI0103-D3339, JUNE 1989-REVISED JANUARY 1990

#### **FUNCTION TABLE**

	INF	OUT	PUTS				
PRE	CLR	CLK	J	K	Q	ā	
L	Н	X	X	Х	Н	L	
Н	L	X	Х	Χ	L	н	
L	L	×	X	Х	Нţ	Нţ	
н	Н	$\downarrow$	L	L	$Q_0$	₫0	
н	Н	1	Н	L	н	L	
Н	Н	1	L	Н	L	н	
н	Н	ļ	Н	Н	TOGGLE		
Н	Н	Н	X	Х	Q <sub>0</sub>	$\overline{Q}_0$	


<sup>†</sup> This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to the inactive (high) level.

#### logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

#### logic diagram (each flip-flop) (positive logic)



D3339, JUNE 1989-REVISED JANUARY 1990-TI0103

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC			-0.5 \	√ to 7 √	
Input voltage range, V <sub>I</sub> (see Note 1)	-0.5	V to \	/cc	+ 0.5 V	
Output voltage range, VO (see Note 1)	-0.5	V to \	/cc	+ 0.5 V	
Input clamp current, $I_{K}$ ( $V_{I} < 0$ or $V_{I} > V_{CC}$ )			±	± 20 mA	ı
Output clamp current, IOK (VO < 0 or VO > VCC)			±	± 50 mA	
Continuous output current, IO (VO = 0 to VCC)			±	± 50 mA	
Continuous current through V <sub>CC</sub> or GND pins			. ±	100 mA	
Storage temperature range		-6	5°C te	o 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		54ACT111	54ACT11112		74ACT11112	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage	42.	0.8		0.8	V
٧į	Input voltage	0	Vcc	0	Vcc	٧
Vo	Output voltage	0 %,	VCC	0	Vcc	٧
ЮН	High-level output current	Tage 7	24		-24	mA
lOL	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall	O	10	0	10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

TI0103-D3339, JUNE 1989-REVISED JANUARY 1990

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T	= 25°C	54ACT11112	74ACT11112	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP MAX	MIN MAX	MIN MAX	
		4.5 V	4.4		4.4	4.4	
	$I_{OH} = -50 \mu A$	5.5 V	5.4		5.4	5.4	
		4.5 V	3.94		3.7	3.8	v
VOH	$I_{OH} = -24 \text{ mA}$	5.5 V	4.94		4.7	4.8	٧
	IOH = -50 mA <sup>†</sup>	5.5 V			3.85		
	$IOH = -75  \text{mA}^{\dagger}$	5.5 V				3.85	
	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1	٧
		5.5 V		0.1	0.1	0.1	
		4.5 V		0.36	0.5	0.44	
VOL	I <sub>OL</sub> = 24 mA	5.5 V		0.36	0.5	0.44	
	IOL = 50 mA <sup>†</sup>	5.5 V			1.65	5	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				1.65	
łį.	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1	μΑ
lcc	VI = VCC or GND, IO = 0	5.5 V		4	80	40	μΑ
ΔICC <sup>‡</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		0.9	-	1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	1	3.5			pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

### timing requirements over recommended operating free-air temperature range, $V_{CC}=5~V~\pm0.5~V$ (unless otherwise noted) (see Figure 1)

		TA =	25°C	54ACT11112		74ACT11112		UNIT	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
fclock	Clock frequency			125		125		125	MHz
		PRE or CLR low	4		4		4		
tw	Pulse duration	CLK low or high	4		4		4		ns
		Data high or low	3.5		3.5		4.5		
tsu	Setup time, data before CLK ↓	PRE or CLR inactive			2	2			ns
th	Hold time, data after CLK ↓		1.5		1.5		1.5		ns

<sup>‡</sup> This parameter is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.

D3339, JUNE 1989-REVISED JANUARY 1990-TI0103


### switching characteristics over recommended operating free-air temperature range, $V_{CC}=5~V~\pm~0.5~V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11112		74ACT11112		
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			125			125	4	125		MHz
<sup>t</sup> PLH	PRE or CLR	Q or Q	1.5	3.6	6.3	1.5	7,1	1.5	6.8	ns
t <sub>PHL</sub>			1.5	4.6	7.4	1,5	8.4	1.5	8	
tPLH .	CLK	QorQ	1.5	4.2	7	1.5	8	1.5	7.7	
tPHL	CLK	Q or Q	1.5	4.7	7.4	1.5	8.9	1.5	8.4	ns

	THE STATE OF THE S		
Cpd	Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}, T_A = 25^{\circ}\text{C}$	9 pF

TI0103-D3339, JUNE 1989-REVISED JANUARY 1990

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns. For testing f<sub>max</sub> and pulse duration: t<sub>f</sub> = 1 to 3 ns, t<sub>f</sub> = 1 to 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS