

# STK10C68 CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM

#### **FEATURES**


- · 25, 30, 35 and 45ns Access Times
- 12, 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Hardware STORE initiation
- Automatic STORE Timing
- 100,000 STORE cycles to EEPROM
- 10 year data retention in EEPROM
- · Automatic RECALL on Power Up
- Hardware RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- · Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages

#### DESCRIPTION

The Simtek STK10C68 is a fast static RAM (25, 30, 35, and 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C68 features industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil plastic or ceramic DIP, and a 28-pin SOIC package. MIL-STD-883 and Standard Military Drawing (SMD #5962-93056) devices are also available.

#### LOGIC BLOCK DIAGRAM



## **PIN CONFIGURATIONS**

28 - 300 PDIP 28 - 300 CDIP

#### **PIN NAMES**

A <sub>0</sub> - A <sub>12</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data in/Out
ш	Chip Enable
G	Output Enable
NE	Nonvolatile Enable
V <sub>CC</sub>	Power (+5V)
V <sub>SS</sub>	Ground

## **ABSOLUTE MAXIMUM RATINGS<sup>a</sup>**

Voltage on typical input relative to Vss	0.6V to 7.0V
Voltage on DQ <sub>0-7</sub> and G	0.5V to (V <sub>CC</sub> +0.5V)
Temperature under bias	55°C to 125°C
Storage temperature	65°C to 150°C
Power dissipation	
DC output current	
(One output at a time, one second duration	on)

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **DC CHARACTERISTICS**

 $(V_{CC} = 5.0V \pm 10\%)$ 

		COMM	ERCIAL	INDUS	STRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
lcc <sub>1</sub> 6	Average V <sub>CC</sub> Current	1	90		95	mA	t <sub>AVAV</sub> = 25ns
·		ŀ	85		90	mA	t <sub>AVAV</sub> = 30ns
			80	l	85	mA	t <sub>AVAV</sub> = 35ns
			75		80	mA.	t <sub>AVAV</sub> = 45ns
CC2 d	Average V <sub>CC</sub> Current		50		50	mA	E ≥ (V <sub>CC</sub> - 0.2V)
•	during STORE cycle						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l <sub>SB1</sub> ¢	Average V <sub>CC</sub> Current		30		34	mΑ	t <sub>AVAV</sub> = 25ns
·	(Standby, Cycling TTL input Levels)		27		30	mA	t <sub>AVAV</sub> = 30ns
			23	1	27	m <b>A</b>	t <sub>AVAV</sub> = 35ns
			20		23	mA	t <sub>AVAV</sub> = 45ns
							$\overline{E} \ge V_{IH}$ ; all others cycling
SB2°	Average V <sub>CC</sub> Current		1		1	mA	E ≥ (V <sub>CC</sub> - 0.2V)
	(Standby, Stable CMOS Input Levels)		l				all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
ILK	Input Leakage Current (Any Input)		±1		±1	μА	V <sub>CC</sub> = max
							V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
lork	Off State Output Leakage Current		±5		±5	μA	V <sub>CC</sub> = max
							V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>cc+.5</sub>	2.2	V <sub>CC</sub> +.5	٧	All Inputs
V <sub>iL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	0.8	٧	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		٧	I <sub>OUT</sub> = -4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	٧	l <sub>OUT</sub> = 8mA
TA	Operating Temperature	0	70	-40	85	င္	

Note b:  $l_{CC_1}$  is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E≥V<sub>IH</sub> will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: 1<sub>CC2</sub> is the average current required for the duration of the store cycle (t<sub>STORE</sub>) after the sequence (t<sub>WC</sub>) that initiates the cycle.

#### **AC TEST CONDITIONS**

	Input Pulse Levels	
1	Input and Output Timing Reference Levels. 1.5V Output Load. See Figure 1	1

# CAPACITANCE® (TA=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	рF	ΔV = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

## READ CYCLES #1 & #2

T	SYMBOL	S		STK10	C68-25	STK10	C68-30	STK10	C68-35	STK10	C68-45	
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELOV</sub>	† <sub>ACS</sub>	Chip Enable Access Time		25		30		35		45	ns
2	<sup>1</sup> AVAV <sup>9</sup>	t <sub>RC</sub>	Read Cycle Time	25		30		35		45		ns
3	<sup>1</sup> AVQV <sup>h</sup>	1 <sub>AA</sub>	Address Access Time	·	25		30		35		45	ns
4	t <sub>GLOV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20		25	ns
5	taxox	t <sub>OH</sub>	Output Hold After Address Change	5		5		5		5		ns
6	t <sub>ELQX</sub>	1 <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		5		ns
7	t <sub>EHOZ</sub> i	t <sub>HZ</sub>	Chip Disable to Output Inactive		13		15		17		20	ns
8	t <sub>GLOX</sub>	loLZ	Output Enable to Output Active	0		0		0		0		กร
9	t <sub>GHQZ</sub> i	<sup>1</sup> OHZ	Output Disable to Output Inactive		13		15		17		20	ns
10	t <sub>ELICCH</sub> *	t <sub>PA</sub>	Chip Enable to Power Active	0 ;		0		0		0		ns
11	<sup>t</sup> EHICCL <sup>C,⊕</sup>	1 <sub>PS</sub>	Chip Disable to Power Standby		25		30		35		45	กร
11A	<sup>‡</sup> whov	<sup>1</sup> WR	Write Recovery Time		30		35		45		55	ns


Note c: Bringing E high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested. Note f: NE must be high during entire cycle.


Note g: For READ CYCLE #1 and #2, W and NE must be high for entire cycle.

Note h: Device is continuously selected with  $\overline{E}$  low and  $\overline{G}$  low. Note i: Measured  $\pm$  200mV from steady state output voltage.

# READ CYCLE #1 f,g,h



# READ CYCLE #2 f,g



🖩 8274887 0000827 56T 📼

# WRITE CYCLES #1 & #2; G high

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOLS				STK10C68-25		STK10C68-30		STK10	C58-35	STK10C68-45		J
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MEN	MAX	MIN	MAX	UNITS
12	IAVAV	IAVAV	₩c	Write Cycle Time	25		30		35		45		ns
13	<sup>1</sup> WLWH	twleh .	₩P	Write Pulse Width	20		25		30		35		ns.
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	1 <sub>cw</sub>	Chip Enable to End of Write	20		25		30		35		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>ow</sub>	Data Set-up to End of Write	12		15		18		20		ns ns
16	<sup>1</sup> WHDX	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		35	T	ns
18	t <sub>AVML</sub>	t <sub>AVEL</sub>	tas	Address Set-up to Start of Write	0		0		0		0		ns
19	\$whax	t <sub>EHAX</sub>	<b>W</b> R	Address Hold After End of Write	0	1	0	1	0	1	0	1	ns.

# WRITE CYCLES #1 & #2; G low

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SYMBOLS				STK10C68-25		STK10	C68-30	STK10	C68-35	STK10	C68-45	]
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	TAVAV	tayav	¹wc	Write Cycle Time	45		45		45		45		ns
13	twwH	twLEH	₩₽	Write Pulse Width	35	<u> </u>	35		35		35		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	1cw	Chip Enable to End of Write	35		35	1	35		35		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	tow	Data Set-up to End of Write	30		30		30		30		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	<sup>†</sup> AVEH	t <sub>AW</sub>	Address Set-up to End of Write	35		35		35		35		ns
18	<sup>t</sup> AVWL	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0	Ì	ns
19	<sup>t</sup> whax	t <sub>EHAX</sub>	¹w <sub>R</sub>	Address Hold After End of Write	0		0		٥		0		ns
20	tw.coz <sup>i,m</sup>		1 <sub>wz</sub>	Write Enable to Output Disable		35	****	35		35		35	ns
21	t <sub>whox</sub>		tow	Output Active After End of Write	5		5		5		5		ns

Note f:  $\overline{NE}$  must be  $\geq V_{IH}$  during entire cycle.


Note i: Measured  $\pm$  200mV from steady state output voltage. Note k:  $\vec{E}$  or  $\vec{W}$  must be  $\geq$  V $_{\text{IH}}$  during address transitions.

Note m: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high impedance state.

# WRITE CYCLE #1: W CONTROLLEDf,k



# WRITE CYCLE #2: E CONTROLLED<sup>f,k</sup>



# **NONVOLATILE MEMORY OPERATION**

#### MODE SELECTION

Ē	W	G	NE	MODE	POWER
Н	X	Х	Х	Not Selected	Standby
L	н	L	н	Read RAM	Active
L	L	X	Н	Write RAM	Active
L	н	L	L	Nonvolatile RECALL <sup>n</sup>	Active
L	L	н	L	Nonvolatile STORE	lcco
L	L	L	L	No operation	Active
L	Н	н	x		

## STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 

		SYMBOLS			MIN		
NO.	#1	#2	Alt.	PARAMETER		MAX	UNITS
22	tw.cox <sup>p</sup>	t <sub>ELOXS</sub>	1 <sub>STORE</sub>	STORE Cycle Time		10	ms
23	twuw <sup>q</sup>	t <sub>ELNHS</sub>	¹wc	STORE Initiation Cycle Time	25		ns
24	<sup>‡</sup> GHNL			Output Disable Set-up to NE Fall	5		ns
25		<sup>‡</sup> GHEL		Output Disable Set-up to E Fall	5		ns
26	<sup>†</sup> NLWL	t <sub>NLEL</sub>		NE Set-up	5		กร
27	t <sub>ELWL</sub>			Chip Enable Set-up	5		ns
28		t <sub>WLEL</sub>		Write Enable Set-up	5		ns


Note n: An automatic RECALL also takes place at power up, starting when V<sub>CC</sub> exceeds 4.0V, and taking t<sub>RESTORE</sub> from the time at which V<sub>CC</sub> exceeds 4.5V. V<sub>CC</sub> must not drop below 4.0V once it has been exceeded for the RECALL to function properly.

Note o: If E is low for any period of time in which W is high while G and NE are low, then a RECALL cycle may be initiated.


Note p: Measured with W and NE both returned high, and G returned low. Note that STORE cycles are inhibited/aborted by V<sub>CC</sub> < 4.0V (STORE inhibit).

Note q: Once two has been satisfied by  $\overline{\text{NE}}$ ,  $\overline{\text{G}}$ ,  $\overline{\text{W}}$  and  $\overline{\text{E}}$ , the STORE cycle is completed automatically. Any of  $\overline{\text{NE}}$ ,  $\overline{\text{G}}$ ,  $\overline{\text{W}}$  or  $\overline{\text{E}}$  may be used to terminate the STORE initiation cycle.

## STORE CYCLE #1: W CONTROLLED®



# STORE CYCLE #2: E CONTROLLED°



## **RECALL CYCLES #1, #2 & #3**

 $(V_{CC} = 5.0V \pm 10\%)$ 


		SYMBOLS		PARAMETER	MIN	MAX	UNITS
NO.	#1	#2	#3	PARAMETER	39ET4	MAA	UNIS
29	¹NLOX <sup>r</sup>	1 <sub>ELOXR</sub>	t <sub>GLOXR</sub>	RECALL Cycle Time		20	μв
30	<sup>t</sup> NLNH <sup>®</sup>	t <sub>EUNHR</sub>	t <sub>GLNH</sub>	RECALL Initiation Cycle Time	25		ns.
31		<sup>†</sup> NLEL	t <sub>NLGL</sub>	NE Set-up	5		ns.
32	<sup>1</sup> GLNL	<sup>†</sup> GLEL		Output Enable Set-up	5		ns.
33	twhnL	t <sub>WHEL</sub>	t <sub>WHGL</sub>	Write Enable Set-up	5		ns
34	t <sub>ELNL</sub>	t <sub>GLEL</sub>		Chip Enable Set-up	5		ns
35	t <sub>NLQZ</sub>			NE Fall to Outputs Inactive		25	ns.
36	<sup>†</sup> RESTORE			Power-up Recall Duration		550	μs

Note r: Measured with W and NE both high, and G and E low.


Note s: Once twinner has been satisfied by NE, G, W and E, the RECALL cycle is completed automatically. Any of NE, G or E may be used to terminate the RECALL initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.


### RECALL CYCLE #1: NE CONTROLLED°



## RECALL CYCLE #2: E CONTROLLEDº



# RECALL CYCLE #3: G CONTROLLEDO,t



## **DEVICE OPERATION**

The STK10C68 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the NE pin. When in SRAM mode, the memory operates as a standard fast static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

#### **SRAM READ**

The STK10C68 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW and  $\overline{NE}$  and  $\overline{W}$  are HIGH. The address specified on pins  $A_{0-12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ CYCLE #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$  whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or  $\overline{W}$  or  $\overline{NE}$  is brought LOW.

## **NOISE CONSIDERATIONS**

The STK10C68 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1 $\mu$ F connected between DUT V<sub>CC</sub> and V<sub>SS</sub> using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and  $\overline{NE}$  is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH at the end of the cycle. The data on pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off

the output buffers twi OZ after W goes LOW.

Keeping  $\overline{G}$  high during write cycles also enables use of the faster write specifications.

#### **NONVOLATILE STORE**

A STORE cycle is performed when  $\overline{\text{NE}}$ ,  $\overline{\text{E}}$  and  $\overline{\text{W}}$  are LOW and  $\overline{\text{G}}$  is HIGH. While any sequence to achieve this state will initiate a STORE, only W initiation (STORE CYCLE #1) and  $\overline{\text{E}}$  initiation (STORE CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input and output is disabled and the DQ0-7 pins are tri-stated until the cycle is completed.

If  $\overline{E}$  and  $\overline{G}$  are LOW and  $\overline{W}$  and  $\overline{NE}$  are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the *STORE*.

## HARDWARE PROTECT

The STK10C68 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals  $(\bar{E}, \bar{G}, \bar{W}, \text{ and } \bar{NE})$  remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK10C68 offers hardware protection through  $V_{CC}$  Sense. A STORE cycle will not be initiated, and one in progress will discontinue if  $V_{CC}$  goes below 4.0V. 4.0V is a typical, characterized value. The datasheet specifications are guaranteed only for  $V_{CC} = 5.0 \pm 10\%$ .

#### NONVOLATILE RECALL

A RECALL cycle is performed when  $\overline{E}$ ,  $\overline{G}$ , and  $\overline{NE}$  are LOW and  $\overline{W}$  is HIGH. Like the STORE cycle, RECALL is initiated when the last of the four clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take  $t_{NLOX}$  to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once  $V_{CC}$  exceeds the  $V_{CC}$  sense voltage of 4.0V, a RECALL cycle is automati

cally initiated. The voltage on the  $V_{\rm CC}$  pin must not drop below 4.0V once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until  $t_{\rm RESTORE}$  after  $V_{\rm CC}$  exceeds 4.0V. 4.0V is a typical, characterized value.

If the STK10C68 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between  $\overline{W}$  and system  $V_{CC}$ .

# **ORDERING INFORMATION**

