

# ES29LV640

**64 Megabit (8 M x 8-Bit/4 M x 16-Bit)  
CMOS 3.0 Volt-only Boot Sector Flash Memory**



**Excel Semiconductor inc.**

# ES29LV640

## 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory


### Main Characteristics

#### Architectural Advantages

- **Single Power Supply Operation**
  - Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- **Flexible Sector Architecture**
  - Eight 8 Kbyte and One hundred and twenty-seven 64 Kbyte sectors (byte mode)
  - Eight 4 Kword and One hundred and twenty-seven 32 Kword sectors (word mode)
- **Sector Group Protection Features**
  - A hardware method of locking a sector to prevent any program or erase operations within that sector group
  - Sectors can be locked in-system or via programming equipment
  - Temporary Sector Unprotect feature allows code changes in previously locked sectors
- **Unlock Bypass Program Command**
  - Reduces overall programming time when issuing multiple program command sequences
- **Top or Bottom Boot Block Configurations Available**
- **Security Sector**
  - 256 byte of sector for permanent, secure identification through a 16 byte random Electronic Serial Number
  - May be programmed and locked at the factory or by the customer
  - Accessible through a command sequence
- **Compatibility with JEDEC standards**
  - Pinout and software compatible with single-power supply Flash
  - Superior inadvertent write protection

#### Performance Characteristics

- **High Performance**
  - Access times as fast as 55ns
  - Commercial (0°C to +70°C) and Industrial temperature range (-40°C to +85°C)
- **Program and erase performance ( typical values )**
  - Program time, 5us/byte, 7us/word
  - Erase time 0.3sec/sector
- **Ultra Low Power Consumption ( typical values )**
  - 10uA Automatic Sleep mode current
  - 10uA standby mode current



- 9 mA read current at 5MHz
- 15 mA program/erase current
- **Cycling Endurance: Minimum 100,000 cycles per sector**
- **Data Retention: 20 years typical**

#### Package Options

- **48-ball FBGA ( 6 mm x 8 mm)**
- **48-pin TSOP (Type 1)**

#### Software & Hardware Features

- **CFI (Common Flash Interface) Compliant**
  - Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices
- **Erase Suspend/Erase Resume**
  - Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- **Data# Polling and Toggle Bits**
  - Provides a software method of detecting program or erase operation completion
- **Ready/Busy# Pin (RY/BY#)**
  - Provides a hardware method of detecting program or erase cycle completion
- **Hardware Reset Pin (RESET#)**
  - Hardware method to reset the device to reading array data
- **WP#/ACC Input Pin**
  - Write protect (WP#) function allows protection of two outermost boot sectors, regardless of sector protect status
  - Acceleration (ACC) function provides accelerated program times

## Additional Features

In ES29LV640 device, a few of additional and useful features are provided. These are additional so that its functionality is 100% compatible with other flash devices. More and detail explanations for each additional features can be found at page 68.

- Deep power-down mode ( less than 1uA )
- Page buffer program ( 32 words ), effectively 5usec/word
- Page buffer program with ACC pin acceleration, effectively 2usec/word

## General Description

The ES29LV640 is a 64Mbit, 3.0 Volt-only Flash memory organized as 8,388,608 bytes or 4,194,304 words. The device is offered in 48-ball FBGA, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed in system with the standard system 3.0 volt  $V_{CC}$  supply. A 12.0V  $V_{PP}$  or 5.0  $V_{CC}$  are not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

The device offers access times of 55 ns allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The **Security Sector** is an extra sector capable of being permanently locked by ESI or customers. The **Security Lock-indicator Bit** (DQ7) is permanently set to a 1 if the part is **factory locked**, and set to a 0 if customer lockable. This way, customer lockable parts can never be used to replace a factory locked part. Note that the ES29LV640 has a Security Sector size of 128 words (256 bytes).

Factory locked parts provide several options. The Security Sector may store a secure, random 16 byte ESN (Electronic Serial Number), customer code (programmed through the ESI programming service), or both.

The ES29LV640 is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

**Hardware data protection** measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.

ESI's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.


## 1. Product Selector Guide

Family Part Number	ES29LV640	
	Speed Option	55R
Voltage Range ( $V_{CC}$ )	3.0~ 3.6V	2.7 ~ 3.6V
Max access time, ns ( $t_{ACC}$ )	55	70
Max CE# access time, ns ( $t_{CE}$ )	55	70
Max OE# access time, ns ( $t_{OE}$ )	25	30

**Note**

See AC Characteristics on page 54 for full specifications.


## 2. Block Diagram



### 3. Connection Diagrams



**48-Ball FBGA (6 x 8 mm)**  
(Top View, Balls Facing Down)



### 3.1 Special Handling Instructions

Special handling is required for Flash Memory products in FBGA packages.


Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

### 4. Pin Configuration

<b>A0-A21</b>	22 addresses
<b>DQ0-DQ14</b>	15 data inputs/outputs
<b>DQ15/A -1</b>	DQ15 (data inputs/outputs, word mode), A-1 (LSB address input, byte mode)
<b>BYTE#</b>	Selects 8-bit or 16-bit mode
<b>CE#</b>	Chip enable
<b>OE#</b>	Output enable
<b>WE#</b>	Write enable
<b>RESET#</b>	Hardware reset pin
<b>WP#/ACC</b>	Hardware Write Protect input/Program acceleration pin
<b>RY/BY#</b>	Ready/Busy output
<b>V<sub>cc</sub></b>	3.0 volt-only single power supply (see <i>Product Selector Guide</i> on page 5 for speed options and voltage supply tolerances)
<b>V<sub>ss</sub></b>	Device ground
<b>NC</b>	Pin not connected internally




## 5. Logic Symbol



## 6. Ordering Information

ESI standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below. Valid option combinations are planned to be supported in volume. Consult your local sales office to confirm availability of specific valid combinations and check on newly released combinations.



## 7. Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 7.1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

**Table 7.1 ES29LV640 Device Bus Operations**

Operation	CE#	OE#	WE#	RESET#	WP#/ACC	Addresses (Note 1)	DQ0- DQ7	DQ8-DQ15	
								BYTE# =V <sub>IH</sub>	BYTE# =V <sub>IL</sub>
Read	L	L	H	H	L/H	A <sub>IN</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	DQ8-DQ14 = High-Z, DQ15 = A-1
Write(Note4)	L	H	L	H	(Note 3)	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	
Accelerated Program	L	H	L	H	V <sub>HH</sub>	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	
Standby	V <sub>CC</sub> ± 0.3 V	X	X	V <sub>CC</sub> ± 0.3 V	H	X	High-Z	High-Z	High-Z
Output Disable	L	H	H	H	L/H	X	High-Z	High-Z	High-Z
Reset	X	X	X	L	L/H	X	High-Z	High-Z	High-Z
Sector Protect (Note 2)	L	H	L	V <sub>ID</sub>	L/H	Sector Address, A6=L, A1=H, A0=L	D <sub>IN</sub>	X	X
Sector Unprotect (Note 2)	L	H	L	V <sub>ID</sub>	(Note 3)	Sector Address, A6 = H, A1 = H, A0 = L	D <sub>IN</sub>	X	X
Temporary Sector Unprotect	X	X	X	V <sub>ID</sub>	(Note 3)	A <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	High-Z

### Legend

L = Logic Low = V<sub>IL</sub>, H = Logic High = V<sub>IH</sub>, V<sub>ID</sub> = 12.0 ± 0.5 V, V<sub>HH</sub> = 12.0 ± 0.5 V, X = Don't Care, A<sub>IN</sub> = Address In,  
D<sub>IN</sub> = Data In, D<sub>OUT</sub> = Data Out

### Notes

- Addresses are A21:A0 in word mode (BYTE# = V<sub>IH</sub>), A21:A-1 in byte mode (BYTE# = V<sub>IL</sub>).
- The sector protect and sector unprotect functions may also be implemented via programming equipment. See Sector Group Protection/ Unprotection on page 23.
- If WP#/ACC = V<sub>IL</sub>, the two outermost boot sectors remain protected. If WP#/ACC = V<sub>IH</sub>, the two outermost boot sector protection depends on whether they were last protected or unprotected. If WP#/ACC = V<sub>HH</sub>, all sectors are unprotected.
- When the WP#/ACC pin is at V<sub>HH</sub>, the device enters the accelerated program mode.

## 7.1 Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic 1, the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#. If the BYTE# pin is set at logic 0, the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

## 7.2 Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{IL}$ . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at  $V_{IH}$ . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See *Reading Array Data* on page 34 for more information. Refer to the *AC Read Operations* on page 54 for timing specifications and to Figure 19.1 on page 54 for the timing diagram.  $I_{CC1}$  in *DC Characteristics* on page 50 represents the active current specification for reading array data.

## 7.3 Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{IL}$ , and OE# to  $V_{IH}$ .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. See *Word/Byte Configuration* on page 12 for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. *Word/Byte Program Command Sequence* on page 36 has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 7.2 and Table 7.3 indicate the address space that each sector occupies. A “sector address” consists of the address bits required to uniquely select a sector. The *Command Definitions* on page 41 has details on erasing a sector or the entire chip, or suspending/resuming the erase operation. After the system

writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to *Autoselect Mode* on page 22 and *Autoselect Command Sequence* on page 35 for more information.

$I_{CC2}$  in *DC Characteristics* on page 50 represents the active current specification for the write mode. *AC Characteristics* on page 57 contains timing specification tables and timing diagrams for write operations.

## 7.4 Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and  $I_{CC}$  read specifications apply. Refer to *Write Operation Status* on page 42 for more information, and to *AC Characteristics* on page 57 for timing diagrams.

## 7.5 Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the previously mentioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the WP#/ACC pin returns the device to normal operation. Note that the WP#/ACC pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

## 7.6 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3$  V. (Note that this is a more restricted voltage range than  $V_{IH}$ .) If CE# and RESET# are held at  $V_{IH}$ , but not within  $V_{CC} \pm 0.3$  V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (tCE) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the

operation is completed.

$I_{CC3}$  represents the standby current specification shown in the table in *DC Characteristics*.

## 7.7 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC} + 30$  ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.  $I_{CC5}$  in the *DC Characteristics* on page 50 represents the automatic sleep mode current specification.

## 7.8 RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET# pin to  $V_{IL}$  for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS} \pm 0.3$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at  $V_{IL}$  but not within  $V_{SS} \pm 0.3$  V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a 0 (busy) until the internal reset operation is complete, which requires a time of  $t_{READY}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is 1), the reset operation is completed within a time of  $t_{READY}$  (not during Embedded Algorithms). The system can read data  $t_{RH}$  after the RESET# pin returns to  $V_{IH}$ .

Refer to the tables in *AC Characteristics* on page 55 for RESET# parameters and to Figure 19.2 for the timing diagram.

## 7.9 Output Disable Mode

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The output pins are placed in the high impedance state.

Table 7.2 Sector Address Tables (Top Boot Device)

Sector	A21-A12	Sector Size (Kbytes/Kwords)	Address Range (in hexadecimal)	
			Byte Mode(x8)	Word Mode(x16)
SA0	000000XXX	64/32	000000-00FFFF	000000-007FFF
SA1	000001XXX	64/32	010000-01FFFF	008000-00FFFF
SA2	000010XXX	64/32	020000-02FFFF	010000-017FFF
SA3	000011XXX	64/32	030000-03FFFF	018000-01FFFF
SA4	0000100XXX	64/32	040000-04FFFF	020000-027FFF
SA5	0000101XXX	64/32	050000-05FFFF	028000-02FFFF
SA6	0000110XXX	64/32	060000-06FFFF	030000-037FFF
SA7	0000111XXX	64/32	070000-07FFFF	038000-03FFFF
SA8	0001000XXX	64/32	080000-08FFFF	040000-047FFF
SA9	0001001XXX	64/32	090000-09FFFF	048000-04FFFF
SA10	0001010XXX	64/32	0A0000-0AFFFF	050000-057FFF
SA11	0001011XXX	64/32	0B0000-0BFFFF	058000-05FFFF
SA12	0001100XXX	64/32	0C0000-0CFFFF	060000-067FFF
SA13	0001101XXX	64/32	0D0000-0DFFFF	068000-06FFFF
SA14	0001110XXX	64/32	0E0000-0EFFFF	070000-077FFF
SA15	0001111XXX	64/32	0F0000-0FFFFF	078000-07FFFF
SA16	0010000XXX	64/32	100000-10FFFF	080000-087FFF
SA17	0010001XXX	64/32	110000-11FFFF	088000-08FFFF
SA18	0010010XXX	64/32	120000-12FFFF	090000-097FFF
SA19	0010011XXX	64/32	130000-13FFFF	098000-09FFFF
SA20	0010100XXX	64/32	140000-14FFFF	0A0000-0A7FFF
SA21	0010101XXX	64/32	150000-15FFFF	0A8000-0AFFFF
SA22	0010110XXX	64/32	160000-16FFFF	0B0000-0B7FFF
SA23	0010111XXX	64/32	170000-17FFFF	0B8000-0BFFFF
SA24	0011000XXX	64/32	180000-18FFFF	0C0000-0C7FFF
SA25	0011001XXX	64/32	190000-19FFFF	0C8000-0CFFFF
SA26	0011010XXX	64/32	1A0000-1AFFFF	0D0000-0D7FFF
SA27	0011011XXX	64/32	1B0000-1BFFFF	0D8000-0DFFFF
SA28	0011100XXX	64/32	1C0000-1CFFFF	0E0000-0E7FFF
SA29	0001101XXX	64/32	1D0000-1DFFFF	0E8000-0EFFFF
SA30	0011110XXX	64/32	1E0000-1EFFFF	0F0000-0F7FFF
SA31	0011111XXX	64/32	1F0000-1FFFFF	0F8000-0FFFFF
SA32	0100000XXX	64/32	200000-20FFFF	100000-107FFF
SA33	0100001XXX	64/32	210000-21FFFF	108000-10FFFF
SA34	0100010XXX	64/32	220000-22FFFF	110000-117FFF
SA35	0100011XXX	64/32	230000-23FFFF	118000-11FFFF
SA36	0100100XXX	64/32	240000-24FFFF	120000-127FFF
SA37	0100101XXX	64/32	250000-25FFFF	128000-12FFFF
SA38	0100110XXX	64/32	260000-26FFFF	130000-137FFF

SA39	0100111XXX	64/32	270000-27FFFF	138000-13FFFF
SA40	0101000XXX	64/32	280000-28FFFF	140000-147FFF
SA41	0101001XXX	64/32	290000-29FFFF	148000-14FFFF
SA42	0101010XXX	64/32	2A0000-2AFFFF	150000-157FFF
SA43	0101011XXX	64/32	2B0000-2BFFFF	158000-15FFFF
SA44	0101100XXX	64/32	2C0000-2CFFFF	160000-167FFF
SA45	0101101XXX	64/32	2D0000-2DFFFF	168000-16FFFF
SA46	0101110XXX	64/32	2E0000-2EFFFF	170000-177FFF
SA47	0101111XXX	64/32	2F0000-2FFFFF	178000-17FFFF
SA48	0110000XXX	64/32	300000-30FFFF	180000-187FFF
SA49	0110001XXX	64/32	310000-31FFFF	188000-18FFFF
SA50	0110010XXX	64/32	320000-32FFFF	190000-197FFF
SA51	0110011XXX	64/32	330000-33FFFF	198000-19FFFF
SA52	0110100XXX	64/32	340000-34FFFF	1A0000-1A7FFF
SA53	0110101XXX	64/32	350000-35FFFF	1A8000-1AFFFF
SA54	0110110XXX	64/32	360000-36FFFF	1B0000-1B7FFF
SA55	0110111XXX	64/32	370000-37FFFF	1B8000-1BFFFF
SA56	0111000XXX	64/32	380000-38FFFF	1C0000-1C7FFF
SA57	0111001XXX	64/32	390000-39FFFF	1C8000-1CFFFF
SA58	0111010XXX	64/32	3A0000-3AFFFF	1D0000-1D7FFF
SA59	0111011XXX	64/32	3B0000-3BFFFF	1D8000-1DFFFF
SA60	0111100XXX	64/32	3C0000-3CFFFF	1E0000-1E7FFF
SA61	0111101XXX	64/32	3D0000-3DFFFF	1E8000-1EFFFF
SA62	0111110XXX	64/32	3E0000-3EFFFF	1F0000-1F7FFF
SA63	0111111XXX	64/32	3F0000-3FFFFF	1F8000-1FFFFF
SA64	1000000XXX	64/32	400000-40FFFF	200000-207FFF
SA65	1000001XXX	64/32	410000-41FFFF	208000-20FFFF
SA66	1000010XXX	64/32	420000-42FFFF	210000-217FFF
SA67	1000011XXX	64/32	430000-43FFFF	218000-21FFFF
SA68	1000100XXX	64/32	440000-44FFFF	220000-227FFF
SA69	1000101XXX	64/32	450000-45FFFF	228000-22FFFF
SA70	1000110XXX	64/32	460000-46FFFF	230000-237FFF
SA71	1000111XXX	64/32	470000-47FFFF	238000-23FFFF
SA72	1001000XXX	64/32	480000-48FFFF	240000-247FFF
SA73	1001001XXX	64/32	490000-49FFFF	248000-24FFFF
SA74	1001010XXX	64/32	4A0000-4AFFFF	250000-257FFF
SA75	1001011XXX	64/32	4B0000-4BFFFF	258000-25FFFF
SA76	1001100XXX	64/32	4C0000-4CFFFF	260000-267FFF
SA77	1001101XXX	64/32	4D0000-4DFFFF	268000-26FFFF
SA78	1001110XXX	64/32	4E0000-4EFFFF	270000-277FFF
SA79	1001111XXX	64/32	4F0000-4FFFFF	278000-27FFFF
SA80	1010000XXX	64/32	500000-50FFFF	280000-287FFF
SA81	1010001XXX	64/32	510000-51FFFF	288000-28FFFF



SA82	1010010XXX	64/32	520000-52FFFF	290000-297FFF
SA83	1010011XXX	64/32	530000-53FFFF	298000-29FFFF
SA84	1010100XXX	64/32	540000-54FFFF	2A0000-2A7FFF
SA85	1010101XXX	64/32	550000-55FFFF	2A8000-2AFFFF
SA86	1010110XXX	64/32	560000-56FFFF	2B0000-2B7FFF
SA87	1010111XXX	64/32	570000-57FFFF	2B8000-2BFFFF
SA88	1011000XXX	64/32	580000-58FFFF	2C0000-2C7FFF
SA89	1011001XXX	64/32	590000-59FFFF	2C8000-2CFFFF
SA90	1011010XXX	64/32	5A0000-5AFFFF	2D0000-2D7FFF
SA91	1011011XXX	64/32	5B0000-5BFFFF	2D8000-2DFFFF
SA92	1011100XXX	64/32	5C0000-5CFFFF	2E0000-2E7FFF
SA93	1001101XXX	64/32	5D0000-5DFFFF	2E8000-2EFFFF
SA94	1011110XXX	64/32	5E0000-5EFFFF	2F0000-2F7FFF
SA95	1011111XXX	64/32	5F0000-5FFFFF	2F8000-2FFFFF
SA96	1100000XXX	64/32	600000-60FFFF	300000-307FFF
SA97	1100001XXX	64/32	610000-61FFFF	308000-30FFFF
SA98	1100010XXX	64/32	620000-62FFFF	310000-317FFF
SA99	1100011XXX	64/32	630000-63FFFF	318000-31FFFF
SA100	1100100XXX	64/32	640000-64FFFF	320000-327FFF
SA101	1100101XXX	64/32	650000-65FFFF	328000-32FFFF
SA102	1100110XXX	64/32	660000-66FFFF	330000-337FFF
SA103	1100111XXX	64/32	670000-67FFFF	338000-33FFFF
SA104	1101000XXX	64/32	680000-68FFFF	340000-347FFF
SA105	1101001XXX	64/32	690000-69FFFF	348000-34FFFF
SA106	1101010XXX	64/32	6A0000-6AFFFF	350000-357FFF
SA107	1101011XXX	64/32	6B0000-6BFFFF	358000-35FFFF
SA108	1101100XXX	64/32	6C0000-6CFFFF	360000-367FFF
SA109	1101101XXX	64/32	6D0000-6DFFFF	368000-36FFFF
SA110	1101110XXX	64/32	6E0000-6EFFFF	370000-377FFF
SA111	1101111XXX	64/32	6F0000-6FFFFF	378000-37FFFF
SA112	1110000XXX	64/32	700000-70FFFF	380000-387FFF
SA113	1110001XXX	64/32	710000-71FFFF	388000-38FFFF
SA114	1110010XXX	64/32	720000-72FFFF	390000-397FFF
SA115	1110011XXX	64/32	730000-73FFFF	398000-39FFFF
SA116	1110100XXX	64/32	740000-74FFFF	310000-3A7FFF
SA117	1110101XXX	64/32	750000-75FFFF	3A8000-3AFFFF
SA118	1110110XXX	64/32	760000-76FFFF	3B0000-3B7FFF
SA119	1110111XXX	64/32	770000-77FFFF	3B8000-3BFFFF
SA120	1111000XXX	64/32	780000-78FFFF	3C0000-3C7FFF
SA121	1111001XXX	64/32	790000-79FFFF	3C8000-3CFFFF
SA122	1111010XXX	64/32	7A0000-7AFFFF	3D0000-3D7FFF
SA123	1111011XXX	64/32	7B0000-7BFFFF	3D8000-3DFFFF
SA124	1111100XXX	64/32	7C0000-7CFFFF	3E0000-3E7FFF

SA125	1111101XXX	64/32	7D0000-7DFFFF	3E8000-3EFFFF
SA126	1111110XXX	64/32	7E0000-7EFFFF	3F0000-3F7FFF
SA127	1111111000	8/4	7F0000-7F1FFF	3F8000-3F8FFF
SA128	1111111001	8/4	7F2000-7F3FFF	3F9000-3F9FFF
SA129	1111111010	8/4	7F4000-7F5FFF	3FA000-3FAFFF
SA130	1111111011	8/4	7F6000-7F7FFF	3FB000-3FBFFF
SA131	1111111100	8/4	7F8000-7F9FFF	3FC000-3FCFFF
SA132	1111111101	8/4	7FA000-7FBFFF	3FD000-3FDFFF
SA133	1111111110	8/4	7FC000-7FDFFF	3FE000-3FEFFF
SA134	1111111111	8/4	7FE000-7FFFFFF	3FF000-3FFFFFF
Security Sector	1111111111	Bytes/words (256/128)	7FFF00-7FFFFFF	3FFF80-3FFFFFF

**Note**

Address range is A21:A-1 in byte mode and A21:A0 in word mode. See Word/Byte Configuration on page 12.

**Table 7.3 Sector Address Tables (Bottom Boot Device)**

Sector	A21-A12	Sector Size (Kbytes/ Kwords)	Address Range (in hexadecimal)	
			Byte Mode(x8)	Word Mode(x16)
SA0	000000000	8/4	000000-001FFF	000000-000FFF
SA1	000000001	8/4	002000-003FFF	001000-001FFF
SA2	000000010	8/4	004000-005FFF	002000-002FFF
SA3	000000011	8/4	006000-007FFF	003000-003FFF
SA4	000000100	8/4	008000-009FFF	004000-004FFF
SA5	000000101	8/4	00A000-00BFFF	005000-005FFF
SA6	000000110	8/4	00C000-00DFFF	006000-006FFF
SA7	000000111	8/4	00E000-00FFFF	007000-007FFF
SA8	0000001XXX	64/32	010000-01FFFF	008000-00FFFF
SA9	0000010XXX	64/32	020000-02FFFF	010000-017FFF
SA10	0000011XXX	64/32	030000-03FFFF	018000-01FFFF
SA11	0000100XXX	64/32	040000-04FFFF	020000-027FFF
SA12	0000101XXX	64/32	050000-05FFFF	028000-02FFFF
SA13	0000110XXX	64/32	060000-06FFFF	030000-037FFF
SA14	0000111XXX	64/32	070000-07FFFF	038000-03FFFF
SA15	0001000XXX	64/32	080000-08FFFF	040000-047FFF
SA16	0001001XXX	64/32	090000-09FFFF	048000-04FFFF
SA17	0001010XXX	64/32	0A0000-0AFFFF	050000-057FFF
SA18	0001011XXX	64/32	0B0000-0BFFFF	058000-05FFFF
SA19	0001100XXX	64/32	0C0000-0CFFFF	060000-067FFF
SA20	0001101XXX	64/32	0D0000-0DFFFF	068000-06FFFF

SA21	0001110XXX	64/32	0E0000-0EFFFF	070000-077FFF
SA22	0001111XXX	64/32	0F0000-0FFFFFFF	078000-07FFFF
SA23	0010000XXX	64/32	100000-10FFFF	080000-087FFF
SA24	0010001XXX	64/32	110000-11FFFF	088000-08FFFF
SA25	0010010XXX	64/32	120000-12FFFF	090000-097FFF
SA26	0010011XXX	64/32	130000-13FFFF	098000-09FFFF
SA27	0010100XXX	64/32	140000-14FFFF	0A0000-0A7FFF
SA28	0010101XXX	64/32	150000-15FFFF	0A8000-0AFFFF
SA29	0010110XXX	64/32	160000-16FFFF	0B0000-0B7FFF
SA30	0010111XXX	64/32	170000-17FFFF	0B8000-0BFFFF
SA31	0011000XXX	64/32	180000-18FFFF	0C0000-0C7FFF
SA32	0011001XXX	64/32	190000-19FFFF	0C8000-0CFFFF
SA33	0011010XXX	64/32	1A0000-1AFFFF	0D0000-0D7FFF
SA34	0011011XXX	64/32	1B0000-1BFFFF	0D8000-0DFFFF
SA35	0011100XXX	64/32	1C0000-1CFFFF	0E0000-0E7FFF
SA36	0001101XXX	64/32	1D0000-1DFFFF	0E8000-0EFFFF
SA37	0011110XXX	64/32	1E0000-1EFFFF	0F0000-0F7FFF
SA38	0011111XXX	64/32	1F0000-1FFFFFFF	0F8000-0FFFFFFF
SA39	0100000XXX	64/32	200000-20FFFF	100000-107FFF
SA40	0100001XXX	64/32	210000-21FFFF	108000-10FFFF
SA41	0100010XXX	64/32	220000-22FFFF	110000-117FFF
SA42	0100011XXX	64/32	230000-23FFFF	118000-11FFFF
SA43	0100100XXX	64/32	240000-24FFFF	120000-127FFF
SA44	0100101XXX	64/32	250000-25FFFF	128000-12FFFF
SA45	0100110XXX	64/32	260000-26FFFF	130000-137FFF
SA46	0100111XXX	64/32	270000-27FFFF	138000-13FFFF
SA47	0101000XXX	64/32	280000-28FFFF	140000-147FFF
SA48	0101001XXX	64/32	290000-29FFFF	148000-14FFFF
SA49	0101010XXX	64/32	2A0000-2AFFFF	150000-157FFF
SA50	0101011XXX	64/32	2B0000-2BFFFF	158000-15FFFF
SA51	0101100XXX	64/32	2C0000-2CFFFF	160000-167FFF
SA52	0101101XXX	64/32	2D0000-2DFFFF	168000-16FFFF
SA53	0101110XXX	64/32	2E0000-2EFFFF	170000-177FFF
SA54	0101111XXX	64/32	2F0000-2FFFFFFF	178000-17FFFF
SA55	0110000XXX	64/32	300000-30FFFF	180000-187FFF
SA56	0110001XXX	64/32	310000-31FFFF	188000-18FFFF
SA57	0110010XXX	64/32	320000-32FFFF	190000-197FFF
SA58	0110011XXX	64/32	330000-33FFFF	198000-19FFFF
SA59	0110100XXX	64/32	340000-34FFFF	1A0000-1A7FFF
SA60	0110101XXX	64/32	350000-35FFFF	1A8000-1AFFFF

SA61	0110110XXX	64/32	360000-36FFFF	1B0000-1B7FFF
SA62	0110111XXX	64/32	370000-37FFFF	1B8000-1BFFFF
SA63	0111000XXX	64/32	380000-38FFFF	1C0000-1C7FFF
SA64	0111001XXX	64/32	390000-39FFFF	1C8000-1CFFFF
SA65	0111010XXX	64/32	3A0000-3AFFFF	1D0000-1D7FFF
SA66	0111011XXX	64/32	3B0000-3BFFFF	1D8000-1DFFFF
SA67	0111100XXX	64/32	3C0000-3CFFFF	1E0000-1E7FFF
SA68	0111101XXX	64/32	3D0000-3DFFFF	1E8000-1EFFFF
SA69	0111110XXX	64/32	3E0000-3EFFFF	1F0000-1F7FFF
SA70	0111111XXX	64/32	3F0000-3FFFFF	1F8000-1FFFFF
SA71	1000000XXX	64/32	400000-40FFFF	200000-207FFF
SA72	1000001XXX	64/32	410000-41FFFF	208000-20FFFF
SA73	1000010XXX	64/32	420000-42FFFF	210000-217FFF
SA74	1000011XXX	64/32	430000-43FFFF	218000-21FFFF
SA75	1000100XXX	64/32	440000-44FFFF	220000-227FFF
SA76	1000101XXX	64/32	450000-45FFFF	228000-22FFFF
SA77	1000110XXX	64/32	460000-46FFFF	230000-237FFF
SA78	1000111XXX	64/32	470000-47FFFF	238000-23FFFF
SA79	1001000XXX	64/32	480000-48FFFF	240000-247FFF
SA80	1001001XXX	64/32	490000-49FFFF	248000-24FFFF
SA81	1001010XXX	64/32	4A0000-4AFFFF	250000-257FFF
SA82	1001011XXX	64/32	4B0000-4BFFFF	258000-25FFFF
SA83	1001100XXX	64/32	4C0000-4CFFFF	260000-267FFF
SA84	1001101XXX	64/32	4D0000-4DFFFF	268000-26FFFF
SA85	1001110XXX	64/32	4E0000-4EFFFF	270000-277FFF
SA86	1001111XXX	64/32	4F0000-4FFFFF	278000-27FFFF
SA87	1010000XXX	64/32	500000-50FFFF	280000-287FFF
SA88	1010001XXX	64/32	510000-51FFFF	288000-28FFFF
SA89	1010010XXX	64/32	520000-52FFFF	290000-297FFF
SA90	1010011XXX	64/32	530000-53FFFF	298000-29FFFF
SA91	1010100XXX	64/32	540000-54FFFF	2A0000-2A7FFF
SA92	1010101XXX	64/32	550000-55FFFF	2A8000-2AFFFF
SA93	1010110XXX	64/32	560000-56FFFF	2B0000-2B7FFF
SA94	1010111XXX	64/32	570000-57FFFF	2B8000-2BFFFF
SA95	1011000XXX	64/32	580000-58FFFF	2C0000-2C7FFF
SA96	1011001XXX	64/32	590000-59FFFF	2C8000-2CFFFF
SA97	1011010XXX	64/32	5A0000-5AFFFF	2D0000-2D7FFF
SA98	1011011XXX	64/32	5B0000-5BFFFF	2D8000-2DFFFF
SA99	1011100XXX	64/32	5C0000-5CFFFF	2E0000-2E7FFF
SA100	1001101XXX	64/32	5D0000-5DFFFF	2E8000-2EFFFF

SA101	1011110XXX	64/32	5E0000-5EFFFF	2F0000-2F7FFF
SA102	1011111XXX	64/32	5F0000-5FFFFFFF	2F8000-2FFFFFFF
SA103	1100000XXX	64/32	600000-60FFFF	300000-307FFF
SA104	1100001XXX	64/32	610000-61FFFF	308000-30FFFF
SA105	1100010XXX	64/32	620000-62FFFF	310000-317FFF
SA106	1100011XXX	64/32	630000-63FFFF	318000-31FFFF
SA107	1100100XXX	64/32	640000-64FFFF	320000-327FFF
SA108	1100101XXX	64/32	650000-65FFFF	328000-32FFFF
SA109	1100110XXX	64/32	660000-66FFFF	330000-337FFF
SA110	1100111XXX	64/32	670000-67FFFF	338000-33FFFF
SA111	1101000XXX	64/32	680000-68FFFF	340000-347FFF
SA112	1101001XXX	64/32	690000-69FFFF	348000-34FFFF
SA113	1101010XXX	64/32	6A0000-6AFFFF	350000-357FFF
SA114	1101011XXX	64/32	6B0000-6BFFFF	358000-35FFFF
SA115	1101100XXX	64/32	6C0000-6CFFFF	360000-367FFF
SA116	1101101XXX	64/32	6D0000-6DFFFF	368000-36FFFF
SA117	1101110XXX	64/32	6E0000-6EFFFF	370000-377FFF
SA118	1101111XXX	64/32	6F0000-6FFFFFFF	378000-37FFFF
SA119	1110000XXX	64/32	700000-70FFFF	380000-387FFF
SA120	1110001XXX	64/32	710000-71FFFF	388000-38FFFF
SA121	1110010XXX	64/32	720000-72FFFF	390000-397FFF
SA122	1110011XXX	64/32	730000-73FFFF	398000-39FFFF
SA123	1110100XXX	64/32	740000-74FFFF	310000-3A7FFF
SA124	1110101XXX	64/32	750000-75FFFF	3A8000-3AFFFF
SA125	1110110XXX	64/32	760000-76FFFF	3B0000-3B7FFF
SA126	1110111XXX	64/32	770000-77FFFF	3B8000-3BFFFF
SA127	1111000XXX	64/32	780000-78FFFF	3C0000-3C7FFF
SA128	1111001XXX	64/32	790000-79FFFF	3C8000-3CFFFF
SA129	1111010XXX	64/32	7A0000-7AFFFF	3D0000-3D7FFF
SA130	1111011XXX	64/32	7B0000-7BFFFF	3D8000-3DFFFF
SA131	1111100XXX	64/32	7C0000-7CFFFF	3E0000-3E7FFF
SA132	1111101XXX	64/32	7D0000-7DFFFF	3E8000-3EFFFF
SA133	1111110XXX	64/32	7E0000-7EFFFF	3F0000-3F7FFF
SA134	1111111XXX	64/32	7F0000-7FFFFFFF	3F8000-3FFFFFFF
Security Sector	0000000000	256/128(bytes/words)	000000-0000FF	000000-00007F

**Note**

Address range is A21:A-1 in byte mode and A21:A0 in word mode. See the Word/Byte Configuration on page 12.

## 7.10 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{ID}$  (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 7.4. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 7.2 and Table 7.3). Table 7.4 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7-DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 12.1 This method does not require  $V_{ID}$ . See *Command Definitions* on page 41 for details on using the autoselect mode.

**Table 7.4** ES29LV640 Autoselect Codes (High Voltage Method)

Description	Mode	CE#	OE#	WE#	A21 to A12	A11 to A10	A9	A8 to A7	A6	A5 to A4	A3 to A2	A1	A0	DQ8 to DQ15	DQ7 to DQ0
Manufacturer ID: ESI		L	L	H	X	X	$V_{ID}$	X	L	X	L	L	L	X	4Ah
Device ID: ES29LV640 (Top Boot Block)	Word	L	L	H	X	X	$V_{ID}$	X	L	X	L	L	H	22h	C9h
	Byte	L	L	H										X	C9h
Device ID: ES29LV640 (Bottom Boot Block)	Word	L	L	H	X	X	$V_{ID}$	X	L	X	L	L	H	22h	CBh
	Byte	L	L	H										X	CBh
Sector Protection Verification		L	L	H	SA	X	$V_{ID}$	X	L	X	L	H	L	X	01h(protected)
														X	00h(unprotected)
Security Sector Indicator Bit (DQ7)		L	L	H	X	X	$V_{ID}$	X	L	X	L	H	H	X	82h(factory locked)
															02(customer lockable)
															42(customer locked)

**Legend**

L = Logic Low =  $V_{IL}$ , H = Logic High =  $V_{IH}$ , SA = Sector Address, X = Don't care

**Note**

The autoselect codes may also be accessed in-system via command sequences. See Table 12.1

## 7.11 Sector Group Protection/Unprotection

The hardware sector group protection feature disables both program and erase operations in any sector. A sector group consists of three or four adjacent sectors that are protected or unprotected at the same time. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Please see the following tables which show the organization of sector groups.

The device is shipped with all sectors unprotected. ESI offers the option of programming and protecting sectors at its factory prior to shipping the device through ESI's High-way™ Service. Contact ESI representative for details. It is possible to determine whether a sector is protected or unprotected. See *Autoselect Mode* on for details.

Sector protection/unprotection can be implemented via two methods.

The primary method requires  $V_{ID}$  on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 7.1 shows the algorithms and Figure 19.13 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The alternate method intended only for programming equipment requires  $V_{ID}$  on address pin A9 and OE# and non-standard microprocessor timings are used. This method is described in an additional feature section which is followed by.

**Table 7.5** Sector Group Addresses for Protection/Unprotection (Top Boot Device)

Sector / Sector Group	A21-A12	Sector Group Size
SA0- SA3	00000XXXXX	256 (4X64) Kbytes
SA4- SA7	00001XXXXX	256 (4X64) Kbytes
SA8- SA11	00010XXXXX	256 (4X64) Kbytes
SA12- SA15	00011XXXXX	256 (4X64) Kbytes
SA16- SA19	00100XXXXX	256 (4X64) Kbytes
SA20- SA23	00101XXXXX	256 (4X64) Kbytes
SA24- SA27	00110XXXXX	256 (4X64) Kbytes
SA28- SA31	00111XXXXX	256 (4X64) Kbytes
SA32- SA35	01000XXXXX	256 (4X64) Kbytes
SA36- SA39	01001XXXXX	256 (4X64) Kbytes
SA40- SA43	01010XXXXX	256 (4X64) Kbytes
SA44- SA47	01011XXXXX	256 (4X64) Kbytes
SA48- SA51	01100XXXXX	256 (4X64) Kbytes
SA52- SA55	01101XXXXX	256 (4X64) Kbytes
SA56- SA59	01110XXXXX	256 (4X64) Kbytes
SA60- SA63	10000XXXXX	256 (4X64) Kbytes
SA64- SA67	10001XXXXX	256 (4X64) Kbytes
SA68- SA71	10010XXXXX	256 (4X64) Kbytes
SA72- SA75	10011XXXXX	256 (4X64) Kbytes
SA76- SA79	10100XXXXX	256 (4X64) Kbytes
SA80- SA83	10101XXXXX	256 (4X64) Kbytes
SA84- SA87	10110XXXXX	256 (4X64) Kbytes
SA88- SA91	10111XXXXX	256 (4X64) Kbytes
SA92- SA95	11000XXXXX	256 (4X64) Kbytes
SA96- SA99	11001XXXXX	256 (4X64) Kbytes
SA100- SA103	11010XXXXX	256 (4X64) Kbytes
SA104- SA107	11011XXXXX	256 (4X64) Kbytes


SA108- SA111	11100XXXXX	256 (4X64) Kbytes
SA112- SA115	11101XXXXX	256 (4X64) Kbytes
SA116- SA119	11110XXXXX	256 (4X64) Kbytes
SA120- SA123	11110XXXXX	256 (4X64) Kbytes
SA124- SA126	1111100XXX 1111101XXX 1111110XXX	196 (3X64) Kbytes
SA127	1111111000	8 Kbytes
SA128	1111111001	8 Kbytes
SA129	1111111010	8 Kbytes
SA130	1111111011	8 Kbytes
SA131	1111111100	8 Kbytes
SA132	1111111101	8 Kbytes
SA133	1111111110	8 Kbytes
SA134	1111111111	8 Kbytes

**Table 7.6** Sector Group Addresses for Protection/Unprotection (Bottom Boot Device)

Sector	A21-A12	Sector Block Size
SA134- SA131	11111XXXXX	256 (4X64) Kbytes
SA130- SA127	11110XXXXX	256 (4X64) Kbytes
SA126- SA123	11101XXXXX	256 (4X64) Kbytes
SA122- SA119	11100XXXXX	256 (4X64) Kbytes
SA118- SA115	11011XXXXX	256 (4X64) Kbytes
SA114- SA111	11010XXXXX	256 (4X64) Kbytes
SA110- SA107	11001XXXXX	256 (4X64) Kbytes
SA106- SA103	11000XXXXX	256 (4X64) Kbytes
SA102- SA99	10111XXXXX	256 (4X64) Kbytes
SA98- SA95	10110XXXXX	256 (4X64) Kbytes
SA94- SA91	10101XXXXX	256 (4X64) Kbytes
SA90- SA87	10100XXXXX	256 (4X64) Kbytes
SA86- SA83	10011XXXXX	256 (4X64) Kbytes
SA82- SA79	10010XXXXX	256 (4X64) Kbytes
SA78- SA75	10001XXXXX	256 (4X64) Kbytes
SA74- SA71	10000XXXXX	256 (4X64) Kbytes
SA70- SA67	01111XXXXX	256 (4X64) Kbytes
SA66- SA63	01110XXXXX	256 (4X64) Kbytes
SA62- SA59	01101XXXXX	256 (4X64) Kbytes
SA58- SA55	01100XXXXX	256 (4X64) Kbytes
SA54- SA51	01011XXXXX	256 (4X64) Kbytes
SA50- SA47	01010XXXXX	256 (4X64) Kbytes
SA46- SA43	01001XXXXX	256 (4X64) Kbytes
SA42- SA39	01000XXXXX	256 (4X64) Kbytes
SA38- SA35	00111XXXXX	256 (4X64) Kbytes
SA34- SA31	00110XXXXX	256 (4X64) Kbytes
SA30- SA27	00101XXXXX	256 (4X64) Kbytes
SA26- SA23	00100XXXXX	256 (4X64) Kbytes
SA22- SA19	00011XXXXX	256 (4X64) Kbytes
SA18- SA15	00010XXXXX	256 (4X64) Kbytes
SA14- SA11	00001XXXXX	256 (4X64) Kbytes
SA10- SA8	0000011XXX 0000010XXX 0000001XXX	192 (3X64) Kbytes
SA7	0000000111	8 Kbytes
SA6	0000000110	8 Kbytes
SA5	0000000101	8 Kbytes
SA4	0000000100	8 Kbytes
SA3	0000000011	8 Kbytes
SA2	0000000010	8 Kbytes
SA1	0000000001	8 Kbytes
SA0	0000000000	8 Kbytes



Figure 7.1 In-System Sector Protect/Unprotect Algorithms



## 7.12 Write Protect(WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using  $V_{ID}$ . This function is one of two provided by the WP#/ACC pin.

If the system asserts  $V_{IL}$  on the WP#/ACC pin, the device disables program and erase functions in the two outermost 8-Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method described in Sector Group Protection/Unprotection on page 23. The two outermost 8-Kbyte boot sectors are the two sectors containing the lowest addresses in a bottom-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.


If the system asserts  $V_{IH}$  on the WP#/ACC pin, the device reverts to whether the two outermost 8-KByte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in Sector Group Protection/Unprotection on page 23.

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

## 7.13 Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to  $V_{ID}$ . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once  $V_{ID}$  is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 7.2 shows the algorithm, and Figure 19.11 shows the timing diagrams, for this feature.

Figure 7.2 Temporary Sector Unprotect Operation

**Notes**

1. All protected sectors unprotected.
2. All previously protected sectors are protected once again.

## 8. Security Sector (256 bytes)

The security sector of the ES29LV640 device provides an extra flash memory space that enables permanent part identification through an Electronic Serial Number (ESN). The security sector uses a security lock-Indicator Bit (DQ7) to indicate whether or not the security sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning a factory locked part. This ensures the security of the ESN once the product is shipped to the field. Note that the ES29LV640 has a security sector size of 256 bytes.

### **Security Lock-Indicator Bit (DQ7)**

In the device, the security sector can be provided in either factory locked version or customer lockable version. The factory-locked version is always protected when shipped from the factory, and

has the security lock-Indicator Bit permanently set to a "1"

The customer-lockable version is shipped with the security sector unprotected, allowing customers to utilize the sector in any manner they choose. The customer-lockable version has the security lock-Indicator Bit permanently set to a "0". Thus, the security lock-Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked. The security customer indicator Bit(DQ6) is permanently set to "1" if the part has been customer locked, permanently set to "0" if the part has been factory locked, and is "0" if customer lockable.

### **Access to the Security Sector**

The security sector can be accessed through a command sequence: Enter security and Exit security sector commands. After the system has written the Enter security sector command sequence, it may read the security sector by using the addresses normally occupied by the boot sectors.

This mode of operation continues until the system issues the Exit security sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device returns to read mode in which the normal boot sectors can be accessed, instead of the security sector.

### **Factory-Locked Device**

In a factory-locked device, the security sector is protected when the device is shipped from the factory. The security sector cannot be modified in any way. So, customer own codes like ESN ( Electronic Serial Number ) can be safely stored in this factory-locked security sector area.

The device is available preprogrammed with one of the following:

### **ESN ( Electronic Serial Number )**

In devices that have an ESN, a Bottom Boot device will have the 16-byte (8-word) ESN in sector 0 at addresses 000000h-00000Fh in byte mode (or 000000h-000007h in word mode). In the Top Boot device the ESN will be in sector 134 at addresses 7FFF00h-7FFF0Fh in byte mode (or 3FFF80h-3FFF87h in word mode).

### **Factory Code Service of ESI**

Customers may opt to have their code programmed by ESI (factory service). A service called ESI 'special code service' is provide for customers. ESI (factory) can program the customer's code, with or without the random ESN, according to the customer request. The devices are then shipped from ESI factory with the Security Sector permanently locked. Contact an ESI representative for details on using ESI Special-Code service.


### **Customer-Lockable Device**

The customer lockable version allows the security sector to be freely programmed or erased and then permanently locked. Note that the ES29LV640 has a security sector size of 256 bytes (128 words). Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the security sector.

### **Protection of the Security Sector**

The security sector area can be protected using the following procedures: Write the three-cycle “Enter security sector command” sequence, and then following the in-system sector protect algorithm as shown in Fig. 7.1, This allows In-system protection of the security sector without raising any device pin to a high voltage. To verify the protect / unprotect status of the security sector, follow the algorithm shown in Fig. 8.1.

**Fig. 8.1** Security Sector Protection Verify



### **Exit from the Security Sector**

Once the Security Sector is locked protected and verified, the system must write the Exit Security Sector Region command sequence to return to reading and writing the remainder of the array.

### **Caution for the Security Sector Protection**

The security sector protection must be used with caution since, once protected, there is no procedure available for unprotecting the security sector area and none of the bits in the security sector memory space can be modified in any way.

## 9. Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Table 9.1 to Table 9.4 In word mode, the upper address bits (A7–MSB) must be all zeros. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Table 9.1 to Table 9.4 The system must write the reset command to return the device to the autoselect mode.

**Table 9.1** CFI Query Identification String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
10h 11h 12h	20h 22h 24h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	26h 28h	0002h 0000h	Primary OEM Command Set
15h 16h	2Ah 2Ch	0040h 0000h	Address for Primary Extended Table
17h 18h	2Eh 30h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	32h 34h	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

Table 9.2 System Interface String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
1Bh	36h	0027h	V <sub>CC</sub> Min. (write/erase) D7-D4: volt, D3-D0: 100 mV
1Ch	38h	0036h	V <sub>CC</sub> Max. (write/erase) D7-D4: volt, D3-D0: 100 mV
1Dh	3Ah	0000h	V <sub>PP</sub> Min. voltage (00h = no V <sub>PP</sub> pin present)
1Eh	3Ch	0000h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
1Fh	3Eh	0004h	Typical timeout per single byte/word write 2 <sup>N</sup> us
20h	40h	0000h	Typical timeout for Min. size buffer write 2 <sup>N</sup> us (00h = not supported)
21h	42h	000Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	44h	0000h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	46h	0005h	Max. timeout for byte/word write 2 <sup>N</sup> times typical
24h	48h	0000h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	4Ch	0000h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)

Table 9.3 Device Geometry Definition

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
27h	4Eh	0017h	Device Size = 2 <sup>N</sup> byte
28h 29h	50h 52h	0002h 0000h	Flash Device Interface description (02h = x8,x16 Asynchronous)
2Ah 2Bh	54h 56h	0000h 0000h	Max. number of byte in multi-byte write = 2 <sup>N</sup> (00h = not supported)
2Ch	58h	0002h	Number of Erase Block Regions within device

2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (Number of identical size erase block = 0007h+1 = 8 Block size in Region 1 = 0020h*256 byte = 8 Kbyte)
31h 32h 33h 34h	62h 64h 66h 68h	007Eh 0000h 0000h 0001h	Erase Block Region 2 Information (Number of identical size erase block = 003Eh+1 = 63 Block size in Region 2 = 0100h*256 byte = 64 Kbyte)
35h 36h 37h 38h	6Ah 6Ch 6Eh 70h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	72h 74h 76h 78h	0000h 0000h 0000h 0000h	Erase Block Region 4 Information

Table 9.4 Primary Vendor-Specific Extended Query

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII
44h	88h	0030h	Minor version number, ASCII
45h	8Ah	0000h	Address Sensitive Unlock 0 = Required, 1 = Not Required
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0004h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	90h	0001h	Sector Temporary Unprotect 0 = Not Supported, 01 = Supported
49h	92h	0004h	Sector Protect/Unprotect 04 = In-system Method and A9 High-Voltage Method
4Ah	94h	0000h	Simultaneous Operation 00= Not Supported, 01 = Supported



4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	98h	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	9Ah	00B5h	ACC (Acceleration) Supply Minimum 00 = Not Supported, D7-D4 : Volt, D3-D0 : 100mV
4Eh	9Ch	00C5h	ACC (Acceleration) Supply Maximum 00 = Not Supported, D7-D4 : Volt, D3-D0 : 100mV
4Fh	9Eh	0002h/ 0003h	Top/Bottom Boot Sector Flag 3 = Top , 2 = Bottom

## 10.1 Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 12.1 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{CC}$  power-up and power-down transitions, or from system noise.

### 10.1.1 Low $V_{CC}$ Write Inhibit

When  $V_{CC}$  is less than VLKO, the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until  $V_{CC}$  is greater than VLKO. The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than VLKO.

### 10.1.2 Write Pulse Glitch Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

### 10.1.3 Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{IL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

## 10.1.4 Power-Up Write Inhibit

If  $WE\# = CE\# = V_{IL}$  and  $OE\# = V_{IH}$  during power up, the device does not accept commands on the rising edge of  $WE\#$ . The internal state machine is automatically reset to reading array data on power-up.

## 11. Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 12.1 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of  $WE\#$  or  $CE\#$ , whichever happens later. All data is latched on the rising edge of  $WE\#$  or  $CE\#$ , whichever happens first. Refer to the appropriate timing diagrams in *AC Characteristics* on page 54.

### 11.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See *Erase Suspend/ Erase Resume Commands* on page 39 for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if  $DQ5$  goes high or while in the autoselect mode. See *Reset Command* on page 34.

See also *Requirements for Reading Array Data* on page 12 for more information. The *Read Operations* on page 54 provides the read parameters, and Figure 19.1 on page 54 shows the timing diagram.

### 11.2 Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

## 11.3 Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 12.1 shows that the address and data requirements. This method is an alternative to that shown in Table 7.4, which is intended for PROM programmers and requires  $V_{ID}$  on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Table 7.2 and Table 7.3 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

## 11.4 Enter Security Sector/Exit Security Sector Command Sequence

The Security Sector region provides a secured data area containing a random, sixteen-byte electronic serial number (ESN). The system can access the Security Sector region by issuing the three-cycle Enter Security Sector command sequence. The device continues to access the Security Sector region until the system issues the four-cycle Exit Security Sector command sequence. The Exit Security Sector command sequence returns the device to normal operation. Table 12.1 show the addresses and data requirements for both command sequences. Note that the ACC function and

unlock bypass modes are not available when the device enters the Security Sector. See also *Security Sector* on page 27 for further information.

## 11.5 Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically generates the program pulses and verifies the programmed cell margin. Table 12.1 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See *Write Operation Status* on page 42 for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a 0 back to a 1.** Attempting to do so may halt the operation and set DQ5 to 1, or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still 0. Only erase operations can convert a 0 to a 1.


## 11.6 Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 12.1 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.

Figure 11.1 illustrates the algorithm for the program operation. See *Erase/Program Operations* on page 57 for parameters, and to Figure 19.5 on page 58 for timing diagrams.

Figure 11.1 Program Operation

**Note**

See Table 12.1 on page 41 for program command sequence.

## 11.7 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 12.1 shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip

Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See *Write Operation Status* on page 42 for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 11.2 on illustrates the algorithm for the erase operation. See *Erase/Program Operations* on page 57 for parameters, and Figure 19.6 for timing diagrams.

## 11.8 Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 12.1 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50  $\mu$ s begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50  $\mu$ s, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50  $\mu$ s, the system need not monitor DQ3. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data.** The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See *DQ3: Sector Erase Timer* on page 47) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. (Refer to *Write Operation Status* on page 42 for information on these status bits.)

Figure 11.2 on illustrates the algorithm for the erase operation. Refer to *Erase/Program Operations* on page 57 for parameters, and to Figure 19.6 for timing diagrams.

## 11.9 Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50  $\mu$ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are *don't-care*s when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20  $\mu$ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device “erase suspends” all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See *Write Operation Status* on page 42 for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See *Write Operation Status* on page 42 for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See *Autoselect Command Sequence* on page 35 for more information.

The system must write the Erase Resume command (address bits are *don't care*) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

Figure 11.2 Erase Operation

**Notes**

1. See Table 12.1 for erase command sequence.
2. See DQ3: Sector Erase Timer for more information.



## 12. Command Definitions

Table 12.1 ES29LV640 Command Definitions

Command Sequence (Note 1)		Cycles	Bus Cycles (Notes 2-5)													
			First		Second		Third		Fourth		Fifth		Sixth			
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data		
Read (Note 6)		1	RA	RD												
Reset (Note 7)		1	XXX	F0												
Autoselect (Note 8)	Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	4A					
		Byte		AAA		555		AAA								
	Device ID, Top Boot Block	Word	4	555	AA	2AA	55	555	90	X01	22C9					
		Byte		AAA		555		AAA		X02	C9					
	Device ID, Bottom Boot Block	Word	4	555	AA	2AA	55	555	90	X01	22CB					
		Byte		AAA		555		AAA		X02	CB					
	Security Sector Factory Protect (Note 9)	Word	4	555	AA	2AA	55	555	90	X03	82/02/42					
		Byte		AAA		555		AAA		X06						
	Sector Protect Verify (Note 10)	Word	4	555	AA	2AA	55	555	90	(SA) X02	XX00					
		Byte		AAA		555		AAA		(SA) X04	00					
Enter Security Sector Region	Word	3	555	AA	2AA	55	555	88								
	Byte		AAA		555		AAA									
Exit Security Sector Region	Word	4	555	AA	2AA	55	555	90	XXX	00						
	Byte		AAA		555		AAA									
CFI Query (Note 11)	Word	1	55	98												
	Byte		AA													
Program	Word	4	555	AA	2AA	55	555	A0	PA	PD						
	Byte		AAA		555		AAA									
Unlock Bypass	Word	3	555	AA	2AA	55	555	20								
	Byte		AAA		555		AAA									
Unlock Bypass Program (Note 12)		2	XXX	A0	PA	PD										
Unlock Bypass Reset (Note 13)		2	XXX	90	XXX	00										
Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10		
	Byte		AAA		555		AAA		AAA		555		AAA			
Sector Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30		
	Byte		AAA		555		AAA		AAA		555					
Erase Suspend (Note 14)		1	XXX	B0												
Erase Resume (Note 15)		1	XXX	30												

**Legend**

*X = Don't care*

*RA = Address of the memory location to be read.*

*RD = Data read from location RA during read operation.*

*PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.*

*PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.*

*SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A21–A12 uniquely select any sector.*

**Notes**

1. See Table 7.1 for description of bus operations.
2. All values are in hexadecimal.
3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
4. Data bits DQ15–DQ8 are don't cares for unlock and command cycles.
5. Address bits A21–A11 are don't cares for unlock and command cycles, unless SA or PA required.
6. No unlock or command cycles required when reading array data.
7. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
8. The fourth cycle of the autoselect command sequence is a read cycle.
9. For Top/Bottom Boot Block, the data is 82h for factory locked, 02h for customer lockable and 42h for customer locked.
10. The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
11. Command is valid when device is ready to read array data or when device is in autoselect mode.
12. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
13. The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode. F0 is also acceptable.
14. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
15. The Erase Resume command is valid only during the Erase Suspend mode.

## 13. Write Operation Status

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 13.1 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

### 13.1 DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# polling on DQ7 is active for approximately 250ns, and then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a 0 on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling


produces a 1 on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to 1; prior to this, the device outputs the *complement*, or 0. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 1.8  $\mu$ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7– DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 19.8, illustrates this.

Table 13.1 shows the outputs for Data# Polling on DQ7. Figure 13.1 shows the Data# Polling algorithm.

Figure 13.1 Data# Polling Algorithm



**Notes**

1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.

## 13.2 RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V<sub>CC</sub>.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 13.1 shows the outputs for RY/BY#. Figures Figure 19.1, Figure 19.2, Figure 19.5 and Figure 19.6 shows RY/BY# for read, reset, program, and erase operations, respectively.

## 13.3 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 1.8  $\mu$ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see *DQ7: Data# Polling* on page 42).

If a program address falls within a protected sector, DQ6 toggles for approximately 250 ns after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 13.1 shows the outputs for Toggle Bit I on DQ6. Figure 13.2 shows the toggle bit algorithm in flowchart form, and *Reading Toggle Bits DQ6/DQ2* explains the algorithm. Figure 19.9 shows the toggle bit timing diagrams. Figure 19.10 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on *DQ2: Toggle Bit II* on page 45.

## 13.4 DQ2: Toggle Bit II

The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 13.1 to compare outputs for DQ2 and DQ6.

Figure 13.2 shows the toggle bit algorithm in flowchart form, and the section *Reading Toggle Bits DQ6/DQ2* explains the algorithm. See also the *DQ6: Toggle Bit I* subsection. Figure 19.9 shows the toggle bit timing diagram. Figure 19.10 shows the differences between DQ2 and DQ6 in graphical form.


## 13.5 Reading Toggle Bits DQ6/DQ2

Refer to Figure 13.2 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 13.2).

Figure 13.2 Toggle Bit Algorithm

**Notes**

1. Read toggle bit twice to determine whether or not it is toggling. See text.
2. Recheck toggle bit because it may stop toggling as DQ5 changes to 1. See text.

## 13.6 DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a 1. This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a 1 to a location that is previously programmed to 0. **Only an erase operation can change a 0 back to a 1.** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a 1.

Under both these conditions, the system must issue the reset command to return the device to reading array data.

## 13.7 DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from 0 to 1. The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less than 50  $\mu$ s. See also *Sector Erase Command Sequence*.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit 1) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is 1, the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is 0, the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 13.1 shows the outputs for DQ3.

**Table 13.1** Write Operation Status

Operation		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard Mode	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase Suspend Mode	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

**Notes**

1. DQ5 switches to 1 when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See DQ5: Exceeded Timing Limits for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

## 14. Absolute Maximum Ratings

Storage Temperature Plastic Packages	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
<b>Voltage with Respect to Ground</b>	
V <sub>CC</sub> (Note 1)	-0.5 V to +4.0 V
A9, OE#, and RESET# (Note 2)	-0.5 V to +12.5 V
All other pins (Note 1)	-0.5 V to V <sub>CC</sub> +0.5 V
Output Short Circuit Current (Note 3)	200 mA

### Notes



1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 15.1 Maximum DC voltage on input or I/O pins is V<sub>CC</sub> +0.5 V. During voltage transitions, input or I/O pins may overshoot to V<sub>CC</sub> +2.0 V for periods up to 20 ns. See Figure 15.2.
2. Minimum DC input voltage on pins A9, OE#, RESET# and WP#/ACC pins is -0.5 V. During voltage transitions, A9, OE#, RESET# and WP#/ACC pins may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 15.1. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
4. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

## 15. Operating Ranges

<p><b>Commercial ( C ) Devices</b> Ambient Temperature (TA) 0°C to +70°C</p> <p><b>Industrial ( I ) Devices</b> Ambient Temperature (TA) -40°C to +85°C</p> <p><b>Vcc Supply Voltages</b> Vcc for standard voltage range 2.7 V to 3.6 V</p>
---

Operating ranges define those limits between which the functionality of the device is guaranteed.



**Figure 15.1** Maximum Negative Overshoot Waveform**Figure 15.2** Maximum Positive Overshoot Waveform

## 16. DC Characteristics

### 16.1 CMOS Compatible


Parameter	Description	Test Conditions	Min	Typ	Max	Unit
$I_{LI}$	Input Load Current (Note 1)	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC\ max}$			$\pm 1.0$	$\mu A$
$I_{LIT}$	A9 Input Load Current	$V_{CC} = V_{CC\ max}$ ; A9 = 12.5V			35	
$I_{LO}$	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC\ max}$			$\pm 1.0$	
$I_{CC1}$	$V_{CC}$ Active Read Current (Notes 2,3)	CE# = $V_{IL}$ , OE# = $V_{IH}$ , Byte Mode	10MHz	15	30	mA
			5MHz	9	16	
			1MHz	2	4	
		CE# = $V_{IL}$ , OE# = $V_{IH}$ , Word Mode	10MHz	18	35	
			5MHz	9	16	
			1MHz	2	4	
$I_{CC2}$	$V_{CC}$ Active Write Current (Note 3, 4, 5)	CE# = $V_{IL}$ , OE# = $V_{IH}$		15	30	mA
$I_{CC3}$	$V_{CC}$ Standby Current (Note 3)	CE#, RESET# = $V_{CC} \pm 0.3$ V		15	50	$\mu A$
$I_{CC4}$	$V_{CC}$ Standby Current During Reset (Note 3)	RESET# = $V_{SS} \pm 0.3$ V		15		$\mu A$
$I_{CC5}$	Automatic Sleep Mode (Note 3, 6)	$V_{IH} = V_{CC} \pm 0.3$ V; $V_{IL} = V_{SS} \pm 0.3$ V		15		$\mu A$
$I_{ACC}$	ACC Acceleration Program Current, Word or Byte	CE# = $V_{IL}$ , OE# = $V_{IH}$	ACC pin	5	10	mA
			$V_{CC}$ pin	15	30	
$V_{IL}$	Input Low Voltage		-0.5		0.8	V
$V_{IH}$	Input High Voltage		$0.7 \times V_{CC}$		$V_{CC} + 0.3$	
$V_{HH}$	Voltage for WP#/ACC Sector Protect/Unprotect and Program Acceleration	$V_{CC} = 3.0$ V $\pm$ 10%	11.5		12.5	
$V_{ID}$	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 3.3$ V	11.5		12.5	
$V_{OL}$	Output Low Voltage	$I_{OL} = 4.0$ mA, $V_{CC} = V_{CC\ min}$			0.45	
$V_{OH1}$	Output High Voltage	$I_{OH} = -2.0$ mA, $V_{CC} = V_{CC\ min}$	$0.85 \times V_{CC}$			
$V_{OH2}$		$I_{OH} = -100$ $\mu A$ , $V_{CC} = V_{CC\ min}$	$V_{CC} - 0.4$			
$V_{LKO}$	Low $V_{CC}$ Lock-Out Voltage (Note 4)		2.3		2.5	

#### Notes

1. On the ACC pin only, the maximum input load current when ACC =  $V_{IL}$  is  $\pm 5.0$   $\mu A$
2. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ . Typical  $V_{CC}$  is 3.0 V.
3. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC\ max}$ .
4.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
5. Automatic sleep mode enables the low power mode when addresses remain stable for tACC + 30 ns. Typical sleep mode current is 15  $\mu A$ .
6. Not 100% tested.


## 16.2 Zero Power Flash

**Figure 16.1**  $I_{CC1}$  Current vs. Time (Showing Active and Automatic Sleep Currents)



**Note**  
Addresses are switching at 1 MHz


**Figure 16.2** Typical  $I_{CC1}$  vs. Frequency



**Note**  
 $T = 25^{\circ}C$

## 17. Test Conditions

Figure 17.1 Test Setup



**Note**  
Diodes are IN3064 or equivalent.

Table 17.1 Test Specification

Test Condition	55R	70	Unit
Output Load	1TTL gate		
Output Load Capacitance, $C_L$ (including jig capacitance)	30	100	pF
Input Rise and Fall Times	5		ns
Input Pulse Levels	0.0 or $V_{CC}$		V
Input timing measurement reference levels	0.5 $V_{CC}$		
Output timing measurement reference levels	0.5 $V_{CC}$		

### 18. Key to Switching Waveforms






Waveform	Inputs	Outputs
	Steady	
	Changing from H to L	
	Changing from L to H	
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line High Impedance State (High Z)

Figure 18.1 Input Waveforms and Measurement Levels



## 19. AC Characteristics


### 19.1 Read Operations

Parameter		Description	Test Setup	Speed Options		Unit	
JEDEC	Std			55R	70		
$t_{AVAV}$	$t_{RC}$	Read Cycle Time (Note 1)		Min	55	70	ns
$t_{AVQV}$	$t_{ACC}$	Address to Output Delay	CE# = V <sub>IL</sub>	Max	55	70	
$t_{ELQV}$	$t_{CE}$	Chip Enable to Output Delay	OE# = V <sub>IL</sub>	Max	55	70	
$t_{GLQV}$	$t_{OE}$	Output Enable to Delay	OE# = V <sub>IL</sub>	Max	25	30	
$t_{EHQZ}$	$t_{DF}$	Chip Enable to Output High Z (Note 1)		Max	16		
$t_{GHQZ}$	$t_{DF}$	Output Enable to Output High Z (Note 1)		Max	16		
	$t_{SRW}$	Latency Between Read and Write Operations		Min	20		
	$t_{OEH}$	Read		Min	0		
		Toggle and Data# Polling		Min	10		
$t_{AXQX}$	$t_{OH}$	Output Enable Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 1)		Min	0		

**Notes**

1. Not 100% tested.
2. See Figure 17.1 and Table 17.1 for test specifications.

**Figure 19.1 Read Operations Timings**




## 19.2 Hardware Reset (RESET#)

Parameter		Description	Test Setup	All Speed Options	Unit
JEDEC	Std				
	$t_{\text{READY}}$	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)	Max	20	$\mu\text{s}$
	$t_{\text{READY}}$	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)	Max	500	ns
	$t_{\text{RP}}$	RESET# Pulse Width	Min	500	
	$t_{\text{RH}}$	RESET# High Time Before Read (See Note)		50	
	$t_{\text{RPD}}$	RESET# Low to Standby Mode		20	$\mu\text{s}$
	$t_{\text{RB}}$	RY/BY# Recovery Time		0	ns

**Note**  
Not 100% tested.


**Figure 19.2 RESET# Timings**




### 19.3 Word/Byte Configuration (BYTE#)

Parameter		Description		Speed Options		Unit
JEDEC	Std			55R	70	
	$t_{ELFL}/t_{ELFH}$	CE# to BYTE# Switching Low or High	Max	5		ns
	$t_{FLOZ}$	BYTE# Switching Low to Output HIGH Z	Max	16		
	$t_{FHQV}$	BYTE# Switching High to Output Active	Min	55	70	

**Figure 19.3** BYTE# Timings for Read Operations



**Figure 19.4** BYTE# Timings for Write Operations



**Note**  
Refer to the Erase/Program Operations table for  $t_{AS}$  and  $t_{AH}$  specifications.




## 19.4 Erase/Program Operations

Parameter		Description		Speed Options		Unit		
JEDEC	Std			55R	70			
$t_{AVAV}$	$t_{WC}$	Write Cycle Time (Note 1)	Min	55	70	ns		
$t_{AVWL}$	$t_{AS}$	Address Setup Time		0				
$t_{WLAX}$	$t_{AH}$	Address Hold Time		35	40			
$t_{DVWH}$	$t_{DS}$	Data Setup Time		35	40			
$t_{WHDX}$	$t_{DH}$	Data Hold Time		0				
	$t_{OES}$	Output Enable Setup Time		0				
$t_{GHWL}$	$t_{GHWL}$	Read Recovery Time Before Write (OE# High to WE# Low)		0				
$t_{ELWL}$	$t_{CS}$	CE# Setup Time		0				
$t_{WHEH}$	$t_{CH}$	CE# Hold Time		0				
$t_{WLWH}$	$t_{WP}$	Write Pulse Width		25	30			
$t_{WHWL}$	$t_{WPH}$	Write Pulse Width High		25	30			
	$t_{SR/W}$	Latency Between Read and Write Operations		Min	20		ns	
$t_{WHWH1}$	$t_{WHWH1}$	Programming Operation (Note 2)		Typ	Byte		$\mu$ s	
			Word					
$t_{WHWH1}$	$t_{WHWH1}$	Accelerated Programming Operation, Word or Byte (Note 2)	4					
$t_{WHWH2}$	$t_{WHWH2}$	Sector Erase Operation (Note 2)	0.3		sec			
	$t_{VCS}$	$V_{CC}$ Setup Time ( Note 1)	Min	50		$\mu$ s		
	$t_{RB}$	Recovery Time from RY/BY#		0		ns		
	$t_{BUSY}$	Program/Erase Valid to RY/BY# Delay	Max	90				

### Notes

1. Not 100% tested.
2. See Erase and Programming Performance on page 65 for more information.


Figure 19.5 Program Operation Timings



**Notes**

1. PA = program address, PD = program data, DOUT is the true data at the program address.
2. Illustration shows device in word mode.


Figure 19.6 Chip/Sector Erase Operation Timings




**Notes**

1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see Program and Erase Operation Status on page 13).
2. Illustration shows device in word mode.

**Figure 19.7 Back to Back Read/Write Cycle Timing**




**Figure 19.8 Data# Polling Timings (During Embedded Algorithms)**



**Note**

VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


**Figure 19.9** Toggle Bit Timings (During Embedded Algorithms)



**Note**

VA = Valid address; not required for DQ6. Illustration shows first two status cycles after command sequence, last status read cycle, and array data read cycle.

**Figure 19.10** DQ2 vs. DQ6 for Erase and Erase Suspend Operations



**Note**

The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.


### 19.5 Temporary Sector Unprotect

Parameter		Description		All Speed Options	Unit
JEDEC	Std				
	$t_{VIDR}$	$V_{ID}$ Rise and Fall Time (See Note)	Min	500	ns
	$t_{VHH}$	$V_{HH}$ Rise and Fall Time (See Note)	Min	500	ns
	$t_{RSP}$	RESET# Setup Time for Temporary Sector Unprotect	Min	4	$\mu$ s


**Note**

Not 100% tested.


**Figure 19.11** Temporary Sector Unprotect/Timing Diagram



**Figure 19.12** Accelerated Program Timing Diagram



**Figure 19.13** Sector Group Protect/Unprotect Timing Diagram



**Note**

For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.


## 19.6 Alternate CE# Controlled Erase/Program

Parameter		Description		Speed Options		Unit
JEDEC	Std			55R	70	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time (Note 1)	Min	55	70	ns
$t_{AVEL}$	$t_{AS}$	Address Setup Time	Min	0		ns
$t_{ELAX}$	$t_{AH}$	Address Hold Time	Min	35	40	ns
$t_{DVEH}$	$t_{DS}$	Data Setup Time	Min	35	40	ns
$t_{EHDX}$	$t_{DH}$	Data Hold Time	Min	0		ns
	$t_{OES}$	Output Enable Setup Time	Min	0		ns
$t_{GHEL}$	$t_{GHEL}$	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
$t_{WLEL}$	$t_{WS}$	WE# Setup Time	Min	0		ns
$t_{EHHW}$	$t_{WH}$	WE# Hold Time	Min	0		ns
$t_{ELEH}$	$t_{CP}$	CE# Pulse Width	Min	35		ns
$t_{EHEL}$	$t_{CPH}$	CE# Pulse Width	Min	30		ns
	$t_{SRW}$	Latency Between Read and Write Operations	Min	20		ns
$t_{WHWH1}$	$t_{WHWH1}$	Programming Operation (Note 2)	Byte	Typ	5	$\mu$ s
			Word	Typ	7	
$t_{WHWH1}$	$t_{WHWH1}$	Accelerated Programming Operation, Word or Byte (Note 2)	Typ	4		$\mu$ s
$t_{WHWH2}$	$t_{WHWH2}$	Sector Erase Operation (Note 2)	Typ	0.3		sec

### Notes

1. Not 100% tested.
2. See Erase and Programming Performance on page 65 for more information.

Figure 19.14 Alternate CE# Controlled Write Operation Timings



**Notes**

1. PA = program address, PD = program data, DQ7# = complement of the data written to the device, DOUT = data written to the device.
2. Figure indicates the last two bus cycles of the command sequence.
3. Word mode address used as an example.



## 20. Erase and Programming Performance

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.3	10	s	
Chip Erase Time		50		s	
Byte Programming Time		5	150	μs	Excludes system level Overhead (Note 4)
Word Programming Time		7	210	μs	
Accelerated Byte/Word Programming Time		4	120	μs	
Chip Programming Time (Note 3)	Byte Mode	40	120	s	
	Word Mode	28	84	s	

### Notes

1. Typical program and erase times assume the following conditions: 25°C,  $V_{CC} = 3.0$  V, 100,000 cycles, checkerboard data pattern.
2. Under worst case conditions of 90°C,  $V_{CC} = 2.7$  V, 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
4. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 12.1 for further information on command definitions.
5. The device has a minimum erase and program cycle endurance of 100,000 cycles per sector.

## 21. TSOP and BGA Pin Capacitance


Parameter Symbol	Parameter Description	Test Setup	Package	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0$	TSOP	6	7.5	pF
			BGA	4.2	5.0	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0$	TSOP	8.5	12	pF
			BGA	5.4	6.5	pF
$C_{IN2}$	Control Pin Capacitance	$V_{IN} = 0$	TSOP	7.5	9	pF
			BGA	3.9	4.7	pF

### Notes

1. Sampled, not 100% tested.
2. Test conditions  $T_A = 25^\circ\text{C}$ ,  $f = 1.0$  MHz.

## 22. Physical Dimensions

### 22.1 TS048 48-Pin Standard TSOP



Jedec	MO-142 (D) DD		
Symbol	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
e	0°	—	8°
R	0.08	—	0.20
N	48		

NOTES:


- ⚠ CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ⚠ PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE UP).
- ⚠ PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- ⚠ TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- ⚠ DIMENSIONS D<sub>1</sub> AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15mm (.0059") PER SIDE.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039") AND 0.25mm (0.0098") FROM THE LEAD TIP.
- ⚠ LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.
- ⚠ DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

**Note**

For reference only. BSC is an ANSI standard for Basic Space Centering.

## 22.2 —48-Ball Fine-Pitch Ball Grid Array (FBGA)

6.00 mm x 8.00 mm



PACKAGE	VBK 048			NOTE
JEDEC	N/A			
8.00 mm x 6.00 mm NOM PACKAGE				
SYMBOL	MIN	NOM	MAX	NOTE
A	---	---	1.10	OVERALL THICKNESS
A1	0.21	---	---	BALL HEIGHT
A2	0.7	---	0.82	BODY THICKNESS
D	8.00 BSC.			BODY SIZE
E	6.00 BSC.			BODY SIZE
D1	5.60 BSC.			BALL FOOTPRINT
E1	4.00 BSC.			BALL FOOTPRINT
MD	8			ROW MATRIX SIZE D DIRECTION
ME	6			ROW MATRIX SIZE E DIRECTION
N	48			TOTAL BALL COUNT
φb	0.30	---	0.40	BALL DIAMETER
e	0.80 BSC.			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	---			DEPOPULATED SOLDER BALLS

**NOTES:**

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- [e] REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.  
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.  
N IS THE TOTAL NUMBER OF SOLDER BALLS.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.  
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.  
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = [e/2]
- NOT USED.
- "\*" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

# Additional Features (ES29LV640)

In ES29LV640 device, a few of additional and useful features are provided. These are additional so that its functionality is 100% compatible with other flash devices. More explanations for each additional features or functions are described in detail below.

- Deep power-down mode ( less than 1uA )
- Page buffer program ( 32 words )


## A1. Deep power-down mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is reduced, and the outputs are placed in the high impedance state, independent of the OE# input. The device normally enters the CMOS standby mode (typically 15uA) when the CE# and RESET# pins are both held at  $V_{CC} \pm 0.3V$ .

In ES29LV640 device, another power-saving mode is provided, called '**deep power-down mode**'. The device can be placed into this deep power-down mode by issuing a command. And then RESET# should be taken to  $V_{IL}$  ( $V_{SS} \pm 0.3V$ ) to fully suppress the current consumption down to less than 1uA(Max=10uA). In other word, the extremely low current consumption can be kept only while RESET# is held at  $V_{SS} \pm 0.3V$ .

As soon as RESET# goes to High ( $V_{IH}$ ), the device returns to normal read mode. But, a period of recovery time (Min. tDRCV is 20usec) is needed before the device is fully ready to read the data from the cell array with normal fast access time. Refer to the command cycles to enter the **deep power-down mode** at the table A1.

Fig. A1 Deep Power Down mode




## A2. Page Program

In ES29LV640 device, a page program is provided for more accelerated programming operation. In this mode, 32 words are parallel programmed to greatly reduce total program time. If this mode is combined with WP#/ACC (10V), even faster program result can be obtained. As shown in the program performance table A2, total program time can be reduced down to **30%** at maximum, compared with normal program mode.

Page Programming allows the system to write 32 words (BYTE#=V<sub>IH</sub>) in one period of programming operation. This results in faster and more effective programming time than the standard programming algorithms. The page program command sequence is initiated by writing two unlock write cycles, followed by the page program set-up command. And then full number (32 cycles) of address/data cycles should be sequentially followed to activate the page program operation. The actual page program starts at the rising edge of the last WE# pulse of the total required address/data loading cycles.

One after a page program is started; the system is not required to provide further controls or timings. During a page program operation, data toggle (DQ6) should be used for check if the page program operation is completed or not, instead of DQ7. Data polling by DQ7 is not supported during the page program operation. It should be also noted that if the Address [4:0] are not written either sequentially or written completely to the last address, some data may be over-written, lost or not guaranteed properly. Moreover, Address [21:5] should not be changed until page program starts.

Fig. A2 Page program operation



### A3. Additional Commands Set

**Table A1.** Additional Command Definitions

Command Sequence		Cycles	Bus Cycles									
			First		Second		Third		Fourth		Last	
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Deep Power-down	Word	3	555	AA	2AA	55	555	50				
	Byte		AAA		555		AAA					
Page Program (Note 1)	Word	35	555	AA	2AA	55	555	C0	PA1	PD1	PA32	PD32

X = Don't Care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A21-A12 uniquely select any sector.

Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

**Note 1) Page Program is supported only at Word Mode**

**Table A2.** Page program and ACC acceleration program performance

Parameter	Typ	Max	Unit	Effective time
Byte Program	5	150	us	
Byte Program with ACC	4	120	us	
Word Program	7	210	us	
Word Program with ACC	4	120	us	
Page Program ( $t_{WHWH3}$ )	170	510	us	5usec/word
Page Program with ACC	70	210	us	<b>2usec/word</b>

## A4. Manufacturer Code of ESI

Manufacturer code of ESI is 4Ah. This manufacturer code can be easily read out from the device by autoselect command. Once after the device enters the auto-select mode, it can be accessed by one of two ways. Just one read cycle ( with A6, A1 and A0 = 0 ) can be used. Or four consecutive read cycles ( with A6 = 1 and A1, A0 = 0 ) for continuation code (7Fh) and then another last cycle for (with A6, A1 and A0 = 0) can be used for reading the ESI manufacturer code (4Ah)

**Table A3.** One-cycle and Five-cycle read for Manufacturer Code ( ESI = 4Ah )

Status	Cycles	One-cycle Read		Five-cycle Read	
		Address ( Word/Byte)	Data	Address	Data
Autoselect command ( 3 unlock cycles )	1st	555/AAA	AA	555/AAA	AA
	2nd	2AA/555	55	2AA/555	55
	3rd	555/AAA	90	555/AAA	90
Manufacturer Code Read Cycles	1st	<b>00</b>	<b>4A</b>	40	7F
	2nd			40	7F
	3rd			40	7F
	4th			40	7F
	5th			<b>00</b>	<b>4A</b>

## A5. Sector protection and un-protection by A9 High-Voltage

The ES29LV640 features hardware sector protection. In the device, sector protection is performed on the sectors. Once after a sector is protected, any program or erase operation is not allowed in the protected sector. The previously protected sectors must be unprotected by one of the unprotect methods provided here before changing data in those sectors.

Sector protection or unprotection can be implemented via two methods.

- **In-system method**
- **A9 High-voltage method**

To check whether the sector protection or unprotection was successfully executed or not, another operation called "verification" needs to be performed after the protection or unprotection operation on a sector. All protection and unprotect verifications provided in the device are summarized in detail at the Table 7.4.



'A9 High-voltage method', an alternate method intended only for programming equipment, must force  $V_{ID}$  (11.5~12.5V) on address pin A9 and control pin OE# with A6=0, A1=1 and A0=0. Refer to Fig.A6 and Fig.A7 for timing diagram and Fig.A4 and Fig.A5 for the protection/unprotection algorithm.

### A9 High-Voltage Method




Fig. A4 Sector Protection Algorithm




Fig. A5 Sector Unprotection Algorithm

Parameter	Description	Test Setup	Speed Options		Unit
			55R	70	
$t_{OE}$	Output Enable to Output Delay	Max	25	30	ns
$t_{VIDR}$	Voltage Transition Time	Min	500		
$t_{WPP1}$	Write Pulse Width for Protection Operation	Min	150		us
$t_{WPP2}$	Write Pulse Width for Unprotection Operation	Min	15		ms
$t_{OESP}$	OE# Setup Time to WE# Active	Min	4		us
$t_{CSP}$	CE# Setup Time to WE# Active	Min	4		
$t_{ST}$	Voltage Setup Time	Min	4		

Fig. A6 Sector Protection by A9-High Voltage Method





Fig. A7 Sector Unprotection by A9-High Voltage Method



## Revision Summary

1. **Revision 0A (Feb 21, 2008 )**  
Initial release