#### SN74LVC646 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302A - JANUARY 1993 - REVISED JULY 1995

 EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process

- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

## DB, DW, OR PW PACKAGE

CLKAB [	1	U	24	b	$V_{CC}$
SAB [	2		23		CLKBA
DIR [	3		22	ן	SBA
A1 [	4		21	ן	ŌĒ
A2 [	5		20		B1
A3 [			19	•	B2
A4 [					B3
A5 [	8		17	ן	B4
A6 [	9		16	ן	B5
A7 [			15		B6
A8 [	11		14	þ	B7
GND [	12		13	П	B8

#### description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC646 consists of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC646.

Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC646 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

		INP	INPUTS			DATA	A I/Os	OPERATION OR FUNCTION
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1 – A8	B1 - B8	OPERATION OR FUNCTION
Х	Х	<u> </u>	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified†
X	X	Χ	_ 1	X	X	Unspecified <sup>†</sup>	Input	Store B, A unspecified†
Н	х	1	1	Х	X	Input	Input	Store A and B data
Н	X	H or L	H or L	Х	X	Input disabled	Input disabled	Isolation, hold storage
L	Ĺ	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	X	Н	Output	Input	Stored B data to A bus
L	Н	Х	X	L	Х	Input	Output	Real-time A data to B bus
L	н	H or L	Х	Н	x	Input	Output	Stored A data to B bus

<sup>†</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

EPIC is a trademark of Texas instruments incorporated

TEXAS INSTRUMENTS
POST OFFICE BOX 855303 • DALLAS, TEXAS 75266

SCAS302A - JANUARY 1993 - REVISED JULY 1995





Figure 1. Bus-Management Functions




### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



#### SN74LVC646 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302A - JANUARY 1993 - REVISED JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	0.5 V to 6.5 V
	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±50 mA
Continuous current through V <sub>CC</sub> or GND	
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Not	te 3): DB package 0.65 W
	DW package 1.7 W
	PW package 0.7 W
Storage temperature range, Teta	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
     For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	٧
VIH	High-level input voltage	V <sub>CC</sub> ≈ 2.7 V to 3.6 V	2		٧
VIL	Low-level input voltage	V <sub>CC</sub> ≈ 2.7 V to 3.6 V		0.8	V
Vi	Input voltage	Control inputs	0	5.5	V
		Data inputs	0	VCC	ľ
۷o	Output voltage		0	VCC	٧
1	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
ЮН		V <sub>CC</sub> = 3 V		-24	"'^
1	t and level autorit annual	V <sub>CC</sub> = 2.7 V		12	4
OL	Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate	<u>.</u>	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	•C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

#### **SN74LVC646** OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS302A - JANUARY 1993 - REVISED JULY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	vcct	MIN TYP‡	MAX	UNIT
		I <sub>OH</sub> = -100 µA	MIN to MAX	V <sub>CC</sub> -0.2		
		40.4	2.7 V	2.2		v
VOH		IOH = - 12 mA	3 V	2.4		v
		I <sub>OH</sub> = - 24 mA	24 mA 3 V			
		I <sub>OL</sub> = 100 μA	MIN to MAX		0.2	
VOL		I <sub>OL</sub> = 12 mA	2.7 V		0.4	٧
		I <sub>OL</sub> = 24 mA	3 V		0.55	
lį		V <sub>I</sub> = 5.5 V or GND	3.6 V		±5	μA
I <sub>OZ</sub> §		VO = VCC or GND	3.6 V		±10	μΑ
Icc		VI = VCC or GND, IO = 0	3.6 V		20	μA
ΔICC		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		500	Αų
Ci	Control inputs	VI = VCC or GND	3.3 V	4.6		pF
Cio	A or B	VO = VCC or GND	3.3 V	7.2		рF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

#### timing characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = 3.3 V ± 0.3 V MIN MAX		V <sub>CC</sub> = 2.7 V		UNIT
				MIN	MAX	
tw	Pulse duration	5		5		ns
t <sub>su</sub>	Setup time, data before CLK↑	5		5		ns
th	Hold time, data after CLK↑	1		1		ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM TO	TO (OUTPUT)	VCC =	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		80		MHz
	A or B	B or A	1.5	8		9.2	
<sup>t</sup> pd	CLK	A or B	1.5	9		11	ns
	SBA or SAB	A or B	1.5	9		11	
t <sub>en</sub>	ŌĒ	A or B	1.5	8.5		9.5	ns
<sup>t</sup> dis	OE OE	A or B	1.5	8.5		9.5	ns
t <sub>en</sub>	DIR	A or B	1.5	9		10	ns
<sup>t</sup> dis	DIR	A or B	1.5	9		10	ns

<sup>‡</sup> All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

SCAS302A - JANUARY 1993 - REVISED JULY 1995

#### operating characteristics, $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	Cı = 50 pF. f = 10 MHz	38	οF
	Power dissipation capacitance per transceiver	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	4.2	pr

#### PARAMETER MEASUREMENT INFORMATION TEST 81 500 Ω O Open Open tpd From Output tPLZ/tPZL 6 V Under Test GND tPHZ/tPZH **GND** CL = 50 pF 500 Ω (see Note A) 2.7 V LOAD CIRCUIT FOR OUTPUTS **Timing Input** 1.5 V 0 V tsu 2.7 V 1.5 V Input 1.5 V **Data Input** 1.5 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATION** SETUP AND HOLD TIMES 2.7 V 2.7 V Output 1.5 V 1.5 V 1.5 V Input Control 0 V 0 V **tPLH tPHL tPLZ** Output VOH Waveform 1 1.5 V Output S1 at 6 V VOL see Note B) <sup>t</sup>PHZ tpHL -Output ۷он Waveform 2 V<sub>OH</sub> - 0.3 V 1.5 V 1.5 V Output S1 at GND VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C<sub>L</sub> includes probe and Jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tplz and tpHz are the same as tdls.
  - F. tpzL and tpzH are the same as ten-
  - G. tplH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

