
# 6277

### 8-BIT SERIAL-INPUT, CONSTANT-CURRENT LATCHED LED DRIVER



Note that the A6277EA (DIP) and the A6277ELW (SOIC) are electrically identical and share a common terminal number assignment.

#### **ABSOLUTE MAXIMUM RATINGS**

| Supply Voltage, V <sub>DD</sub> 7.0 V       |
|---|
| Output Voltage Range,                       |
| $ m V_{O}$ 0.5 V to +24 V                   |
| Output Current, I <sub>O</sub> 150 mA       |
| Input Voltage Range,                        |
| $V_{I}$ 0.4 V to $V_{DD}$ + 0.4 V           |
| Package Power Dissipation,                  |
| P <sub>D</sub> See Graph                    |
| Operating Temperature Range, T <sub>A</sub> |
| Suffix 'S-'20°C to +85°C                    |
| Suffix 'E-'40°C to +85°C                    |
| Storage Temperature Range,                  |
| $T_{\rm s}$ -55°C to +150°C                 |

Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage if exposed to extremely high static electrical charges. The A6277x is specifically designed for LED-display applications. Each BiCMOS device includes an 8-bit CMOS shift register, accompanying data latches, and eight npn constant-current sink drivers. Two package styles and two operating temperature ranges are available.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, typical serial data-input rates are up to 20 MHz. The LED drive current is determined by the user's selection of a single resistor. A CMOS serial data output permits cascade connections in applications requiring additional drive lines. For inter-digit blanking, all output drivers can be disabled with an ENABLE input high. In addition, a HIGH/LOW function enables full selected current with the application of a logic low, or 50% selected current with the application of a logic high.

The first character of the part number suffix determines the device operating temperature range. Suffix 'E–' is for -40°C to +85°C, and suffix 'S–' is -20°C to +85°C. Two package styles are provided for through-hole DIP (suffix '–A') or surface-mount SOIC (suffix '–LW') applications. The copper lead frame and low logic-power dissipation allow the dual in-line package to sink 122 mA through all outputs continuously over the operating temperature range (1.0 V drop, +85°C).

### **FEATURES**


- To 150 mA Constant-Current Outputs
- Under-Voltage Lockout
- Low-Power CMOS Logic and Latches
- High Data Input Rate
- Similar to Toshiba TD62715FN
- High/Low Output Current Function Digital "Dim" Control

#### **Selection Guide**


| Part Number  | Pb-free* | Package      | Packing       | Ambient<br>Temperature (°C) |
|--------------|----------|--------------|---------------|-----------------------------|
| A6277ELW-T   | Yes      | 20-pin SOICW | 37 per tube   | -40 to 85                   |
| A6277ELWTR-T | Yes      | 20-pin SOICW | 1000 per reel | -40 to 85                   |

\*Pb-based variants are being phased out of the product line. The variants cited in this footnote are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The variants should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 1, 2006. These variants include: A6277EA, A6277ELW, A6277ELWTR, A6277SA, A6277SLW, and A6277SLWTR.







**FUNCTIONAL BLOCK DIAGRAM** 




2




OUTPUT ENABLE (active low)



LATCH ENABLE and HIGH/LOW



**CLOCK and SERIAL DATA IN** 



**SERIAL DATA OUT** 

### **TRUTH TABLE**

| Serial |                |                | nift F         | Regi           | ister | Cont             | ents             | Serial Latch     |                          | 1 1            |                |                |  |                  | Output         | •               |                               |                |                  |                |
|--------|----------------|----------------|----------------|----------------|-------|------------------|------------------|------------------|--------------------------|----------------|----------------|----------------|--|------------------|----------------|-----------------|-------------------------------|----------------|------------------|----------------|
|        | Clock<br>Input |                | l <sub>2</sub> | l <sub>3</sub> |       | I <sub>N-1</sub> | I <sub>N</sub>   |                  | Data Enable Output Input |                | l <sub>2</sub> | l <sub>3</sub> |  | I <sub>N-1</sub> | I <sub>N</sub> | Enable<br>Input | l <sub>1</sub> l <sub>2</sub> | l <sub>3</sub> | I <sub>N-1</sub> | I <sub>N</sub> |
| Н      | J              | Н              | R <sub>1</sub> | R <sub>2</sub> |       | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub> |                          |                |                |                |  |                  |                |                 |                               |                |                  |                |
| L      | ۲              | L              | R <sub>1</sub> | R <sub>2</sub> |       | R <sub>N-2</sub> | R <sub>N-1</sub> | R <sub>N-1</sub> |                          |                |                |                |  |                  |                |                 |                               |                |                  |                |
| Х      | ᅥ              | R <sub>1</sub> | R <sub>2</sub> | R <sub>3</sub> |       | R <sub>N-1</sub> | $R_N$            | R <sub>N</sub>   |                          |                |                |                |  |                  |                |                 |                               |                |                  |                |
|        |                | Х              | Χ              | Χ              |       | Χ                | Χ                | х                | L                        | R <sub>1</sub> | $R_2$          | R <sub>3</sub> |  | R <sub>N-1</sub> | $R_N$          |                 |                               |                |                  |                |
|        |                | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> |       | P <sub>N-1</sub> | P <sub>N</sub>   | P <sub>N</sub>   | Н                        | P <sub>1</sub> | P <sub>2</sub> | P <sub>3</sub> |  | P <sub>N-1</sub> | PN             | L               | P <sub>1</sub> P <sub>2</sub> | P <sub>3</sub> | P <sub>N-1</sub> | P <sub>N</sub> |
|        |                |                |                |                |       |                  |                  |                  |                          | Х              | Χ              | Χ              |  | Χ                | Χ              | Н               | н н                           | Н              | Н                | Н              |

L = Low Logic (Voltage) Level H = High Logic (Voltage) Level X = Irrelevant P = Present State R = Previous State

### ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{H/L}$ = $V_{DD}$ = 5 V (unless otherwise noted).

|  |                      |   |                    | Lim  | its         |          |
|--|----------------------|---|--------------------|------|-------------|----------|
| Characteristic                         | Symbol               | Test Conditions   | Min.               | Тур. | Max.        | Unit     |
| Supply Voltage Range                   | $V_{DD}$             | Operating   | 4.5                | 5.0  | 5.5         | <b>V</b> |
| Under-Voltage Lockout                  | $V_{DD(UV)}$         | V <sub>DD</sub> = 0 to 5 V                                    | 3.4                | _    | 4.0         | V        |
| Output Current                         | Io                   | $V_{CE}$ = 1.0 V, $R_{EXT}$ = 160 $\Omega$                    | 100                | 120  | 140         | mA       |
| (any single output)                    |                      | $V_{CE}$ = 0.4 V, $R_{EXT}$ = 470 $\Omega$                    | 34                 | 42   | 48          | mA       |
| Output Current Matching                | $\Delta I_{O}$       | $0.4 \text{ V} \le V_{CE(A)} = V_{CE(B)} \le 1.0 \text{ V}$ : |                    |      |             |          |
| (difference between any                |                      | $R_{EXT}$ = 160 $\Omega$                                      | _                  | ±1.5 | ±6.0        | %        |
| two outputs at same V <sub>CE</sub> )  |                      | $R_{EXT}$ = 470 $\Omega$                                      | _                  | ±1.5 | ±6.0        | %        |
| Output Leakage Current                 | I <sub>CEX</sub>     | V <sub>OH</sub> = 20 V  |                    | 1.0  | 5.0         | μΑ       |
| Logic Input Voltage                    | V <sub>IH</sub>      |   | 0.7V <sub>DD</sub> | _    | -           | V        |
|  | V <sub>IL</sub>      |   |                    | _    | $0.3V_{DD}$ | ٧        |
| SERIAL DATA OUT Voltage                | V <sub>OL</sub>      | I <sub>OL</sub> = 1.0 mA                                      | _                  | _    | 0.4         | V        |
| (SDO <sub>1</sub> & SDO <sub>2</sub> ) | V <sub>OH</sub>      | I <sub>OH</sub> = -1.0 mA                                     | 4.6                | _    | _           | V        |
| Input Resistance                       | Rı                   | ENABLE input, pull up   | 150                | 300  | 600         | kΩ       |
|  |                      | LATCH & HIGH/LOW inputs, pull down                            | 100                | 270  | 400         | kΩ       |
| Supply Current                         | I <sub>DD(OFF)</sub> | R <sub>EXT</sub> = open, V <sub>OE</sub> = 5 V                | _                  | 0.8  | 1.6         | mA       |
|  |                      | $R_{EXT}$ = 470 $\Omega$ , $V_{OE}$ = 5 $V$                   | 3.5                | 6.5  | 9.5         | mA       |
|  |                      | $R_{EXT}$ = 160 $\Omega$ , $V_{OE}$ = 5 $V$                   | 14                 | 17   | 22          | mA       |
|  | I <sub>DD(ON)</sub>  | $R_{EXT}$ = 470 $\Omega$ , $V_{OE}$ = 0 $V$                   | 5.0                | 10   | 15          | mA       |
|  |                      | $R_{EXT}$ = 160 $\Omega$ , $V_{OE}$ = 0 $V$                   | 20                 | 27   | 40          | mA       |

Typical Data is at  $V_{DD}$  = 5 V and is for design information only.

SWITCHING CHARACTERISTICS at  $T_A$  = 25°C,  $V_{DD}$  =  $V_{IH}$  = 5 V,  $V_{CE}$  = 0.4 V,  $V_{IL}$  = 0 V,  $R_{EXT}$  = 470  $\Omega$ ,  $I_O$  = 40 mA,  $V_L$  = 3 V,  $R_L$  = 65  $\Omega$ ,  $C_L$  = 10.5 pF.


|                        |                  |                                    |      | Li   | mits |      |
|------------------------|------------------|------------------------------------|------|------|------|------|
| Characteristic         | Symbol           | Test Conditions                    | Min. | Тур. | Max. | Unit |
| Propagation Delay Time | t <sub>pHL</sub> | CLOCK-OUT <sub>n</sub>             | _    | 350  | 1000 | ns   |
|                        |                  | LATCH-OUT <sub>n</sub>             | _    | 350  | 1000 | ns   |
|                        |                  | ENABLE-OUT <sub>n</sub>            | _    | 350  | 1000 | ns   |
|                        |                  | CLOCK-SERIAL DATA OUT₁             | -    | 40   | _    | ns   |
| Propagation Delay Time | t <sub>pLH</sub> | CLOCK-OUT <sub>n</sub>             | -    | 300  | 1000 | ns   |
|                        |                  | LATCH-OUT <sub>n</sub>             | _    | 400  | 1000 | ns   |
|                        |                  | ENABLE-OUT <sub>n</sub>            | _    | 380  | 1000 | ns   |
|                        |                  | CLOCK-SERIAL DATA OUT <sub>2</sub> | -    | 40   | _    | ns   |
| Output Fall Time       | t <sub>f</sub>   | 90% to 10% voltage                 | 150  | 250  | 1000 | ns   |
| Output Rise Time       | t <sub>r</sub>   | 10% to 90% voltage                 | 150  | 250  | 600  | ns   |


### RECOMMENDED OPERATING CONDITIONS

| Characteristic      | Symbol          | Conditions                 | Min.               | Тур. | Max.               | Unit     |
|---------------------|-----------------|----------------------------|--------------------|------|--------------------|----------|
| Supply Voltage      | $V_{DD}$        |                            | 4.5                | 5.0  | 5.5                | V        |
| Output Voltage      | Vo              |                            |                    | 1.0  | 4.0                | <b>V</b> |
| Output Current      | lo              | Continuous, any one output | _                  | _    | 150                | mA       |
|                     | I <sub>OH</sub> | SERIAL DATA OUT            | _                  | _    | -1.0               | mA       |
|                     | I <sub>OL</sub> | SERIAL DATA OUT            | _                  | _    | 1.0                | mA       |
| Logic Input Voltage | V <sub>IH</sub> |                            | 0.7V <sub>DD</sub> | _    | -                  | ٧        |
|                     | V <sub>IL</sub> |                            | _                  | _    | 0.3V <sub>DD</sub> | V        |
| Clock Frequency     | f <sub>CK</sub> | Cascade operation          | _                  | _    | 10                 | MHz      |

### TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V<sub>DD</sub> and Ground)





Dwg. WP-030-1A


| A. Data Active Time Before Clock Pulse                              |    |
|---|----|
| (Data Set-Up Time), t <sub>su(D)</sub>                              | ıs |
| <b>B.</b> Data Active Time After Clock Pulse                        |    |
| (Data Hold Time), t <sub>h(D)</sub> 20 r                            | ıs |
| C. Clock Pulse Width, t <sub>w(CK)</sub>                            | ıs |
| <b>D.</b> Time Between Clock Activation                             |    |
| and Latch Enable, t <sub>su(L)</sub> 100 r                          | ıs |
| <b>E.</b> Latch Enable Pulse Width, $t_{w(L)}$ 100 r                | ıs |
| <b>F.</b> Output Enable Pulse Width, $t_{w(OE)}$                    | ls |
| NOTE – Timing is representative of a 10 MHz clock.                  |    |
| Significantly higher speeds are attainable.                         |    |
| — Max. Clock Transition Time, t <sub>r</sub> or t <sub>f</sub> 10 µ | ls |


Information present at any register is transferred to the respective latch when the LATCH ENABLE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the LATCH ENABLE is held high. Applications where the latches are bypassed (LATCH ENABLE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.


When the OUTPUT ENABLE input is high, the output source drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.




## ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE A6277xA A6277xLW












## ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE (cont.) A6277xA A6277xLW





### **TYPICAL CHARACTERISTICS**



### **TERMINAL DESCRIPTION**

| Terminal No. | Terminal Name           | Function   |
|--------------|-------------------------|--|
| 1            | LOGIC GROUND            | Reference terminal for control logic.  |
| 2            | SERIAL DATA IN          | Serial-data input to the shift-register.   |
| 3            | CLOCK                   | Clock input terminal for data shift on rising edge.  |
| 4            | LATCH ENABLE            | Data strobe input terminal; serial data is latched with high-level input.                                  |
| 5            | HIGH/LOW<br>(CURRENT)   | Logic low for 100% of programmed current level; logic high for 50% of programmed current level.            |
| 6            | POWER GROUND            | Ground.  |
| 7-14         | OUT <sub>0-7</sub>      | The eight current-sinking output terminals.  |
| 15           | POWER GROUND            | Ground.  |
| 16           | OUTPUT ENABLE           | When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked). |
| 17           | SERIAL OUT <sub>2</sub> | CMOS serial-data output (on clock falling edge).   |
| 18           | SERIAL OUT <sub>1</sub> | CMOS serial-data output (on clock rising edge) to the following shift-registers.                           |
| 19           | $R_{\mathrm{EXT}}$      | An external resistor at this terminal establishes the output current for all sink drivers.                 |
| 20           | LOGIC SUPPLY            | $(V_{DD})$ The logic supply voltage. Typically 5 V.  |

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.


Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

### **Applications Information**

The load current per bit  $(I_O)$  is set by the external resistor  $(R_{EXT})$  as shown in the figure below.



Package Power Dissipation ( $P_D$ ). The maximum allowable package power dissipation is determined as

$$P_D(max) = (150 - T_A)/R_{\theta JA}$$
.

The actual package power dissipation is

$$P_D(act) = dc(V_{CE} \cdot I_O \cdot 8) + (V_{DD} \cdot I_{DD}).$$

When the load supply voltage is greater than 3 V to 5 V, considering the package power dissipating limits of these devices, or if  $P_D(act) > P_D(max)$ , an external voltage reducer ( $V_{DROP}$ ) should be used.

**Load Supply Voltage (V**<sub>LED</sub>). These devices are designed to operate with driver voltage drops ( $V_{CE}$ ) of 0.4 V to 0.7 V with LED forward voltages ( $V_F$ ) of 1.2 V to 4.0 V. If higher voltages are dropped across the driver, package power dissipation will be increased significantly. To minimize package power dissipation, it is recommended to use the lowest possible load supply voltage or to set any series dropping voltage ( $V_{DROP}$ ) as

$$V_{DROP} = V_{LED} - V_F - V_{CE}$$


with  $V_{DROP} = I_o \cdot R_{DROP}$  for a single driver, or a Zener diode  $(V_Z)$ , or a series string of diodes (approximately

0.7 V per diode) for a group of drivers. If the available voltage source will cause unacceptable dissipation and series resistors or diode(s) are undesirable, a regulator such as the Sanken Series SAI or Series SI can be used to provide supply voltages as low as 3.3 V.

For reference, typical LED forward voltages are:


| White    | 3.5 - 4.0  V  |
|----------|---------------|
| Blue     | 3.0 - 4.0  V  |
| Green    | 1.8 - 2.2  V  |
| Yellow   | 2.0 - 2.1  V  |
| Amber    | 1.9 - 2.65  V |
| Red      | 1.6 - 2.25  V |
| Infrared | 1.2 - 1.5  V  |

**Pattern Layout.** This device has separate logic-ground and power-ground terminals. If ground pattern layout contains large common-mode resistance, and the voltage between the system ground and the LATCH ENABLE or CLOCK terminals exceeds 2.5 V (because of switching noise), these devices may not operate correctly.




#### A6277EA

Dimensions in Inches (controlling dimensions)



### Dimensions in Millimeters (for reference only)





NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


- 2. Lead spacing tolerance is non-cumulative
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 18 devices.

### **A6277ELW**

Dimensions in Inches (for reference only)










Dwg. MA-008-20 in

Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-20 mm

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
  - 2. Lead spacing tolerance is non-cumulative.
  - 3. Supplied in standard sticks/tubes of 37 devices or add "TR" to part number for tape and reel.