

CMOS Static RAM 1 Meg (256K x 4-Bit)

IDT71028

Features

- 256K x 4 advanced high-speed CMOS static RAM
- Equal access and cycle times
 - Commercial and Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 400 mil Plastic SOJ package.


Description

The IDT71028 is a 1,048,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71028 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71028 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71028 is packaged in a 28-pin 400 mil Plastic SOJ.

Functional Block Diagram



MARCH 2005

Pin Configuration



Truth Table (1,2)

CS	ŌĒ	WE	I/O	Function
L	L	Н	DATA _{OUT}	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Output Disabled
Н	Χ	Χ	High-Z	Deselected – Standby (IsB)
VHC ⁽³⁾	Х	Χ	High-Z	Deselected – Standby (IsB1)

NOTES:

- 1. $H = V_{IH}, L = V_{IL}, x = Don't care.$
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs \geq VHC or \leq VLC.

Recommended Operating Temperature and Supply Voltage

Grade Temperature		Vss	Vss
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

2966 tbl 05

2966 tbl 01

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	∘C
TBIAS	Temperature Under Bias	-55 to +125	°C
TstG	Storage Temperature	–55 to +125	∘C
Рт	Power Dissipation	1.25	W
Гоит	DC Output Current	50	mA

2966 tbl 02

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

Capacitance

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	8	pF
Cı/o	I/O Capacitance	Vout = 3dV	8	pF

2966 tbl 03

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

2966 tbl 04

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

				IDT71028	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc		5	μΑ
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = V _{IH} , V _{OUT} = GND to V _{CC}		5	μΑ
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

2966 tbl 06

DC Electrical Characteristics(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

		71028S12		71028\$15		71028\$20		
Symbol	Parameters	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
Icc	Dynamic Operating Current, $\overline{CS} \le V_{IL}$, Outputs Open, $V_{CC} = Max.$, $f = f_{MAX}^{Q}$	155	170	150	165	145	160	mA
lsb	Standby Power Supply Current (TTL Level) $\overline{CS} \ge V_{IH}$, Outputs Open, $V_{CC} = Max.$, $f=f_{Max}^{(2)}$	40	40	40	40	40	40	mA
ISB1	Full Standby Power Supply Current (CMOS Level), $\overline{\text{CS}} \geq \text{V}_{\text{HC}}$, Outputs Open, $\text{Vcc} = \text{Max.}$, $f = 0^{(2)}$, $\text{Vin} \leq \text{Vlc}$ or $\text{Vin} \geq \text{Vhc}$	10	10	10	10	10	10	mA

NOTES:

2966 tbl 07

- $1. \quad \text{All values are maximum guaranteed values}.$
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2966 tbl 08

AC Test Loads





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)


		7102	28S12	71028\$15		71028S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
trc	Read Cycle Time	12	_	15	_	20	_	ns
taa	Address Access Time	_	12	_	15	_	20	ns
tacs	Chip Select Access Time	_	12	_	15	_	20	ns
tclz ⁽¹⁾	Chip Select to Output in Low-Z	3	_	3	_	3	_	ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toe	Output Enable to Output Valid	_	6	_	7	_	8	ns
to _L z ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	0	_	ns
tohz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tpu ⁽¹⁾	Chip Select to Power-Up Time	0	_	0	_	0	_	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	_	12	_	15	_	20	ns
Write Cycle	•							
twc	Write Cycle Time	12	_	15	_	20	_	ns
taw	Address Valid to End-of-Write	10	_	12	_	15	_	ns
tcw	Chip Select to End-of-Write	10	_	12	_	15	_	ns
tas	Address Set-Up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	10	_	12	_	15	_	ns
twR	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	7	_	8	_	9	_	ns
tдн	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	3	_	3	_	4	_	ns
twHz ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns

NOTE


1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

2966 tbl 09

Timing Waveform of Read Cycle No. 1(1)




Timing Waveform of Read Cycle No. 2^(1,2,4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- $3. \quad \text{Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$ transition LOW; otherwise tax is the limiting parameter.}$
- 4. $\overline{\mathsf{OE}}\mathsf{is}\mathsf{LOW}.$
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, two must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the ČS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



Datasheet Document History

09/23/99:		Updated to new format
	Pg. 1-4, 7	Added industrial temperature range offerings
	Pg. 1, 3, 4, 7	Removed 17ns speed grade
	Pg. 6	Revised notes and footnotes on Write Cycle No. 1 and No. 2 diagrams
	Pg. 8	Added Datasheet Document History
03/14/00	Pg. 3	Revised IsB to accomidate speed functionality
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
03/31/05	Pg. 7	Added "Restricted hazardous substance device" to ordering information.
08/09/00 02/01/01	Pg. 6 Pg. 8 Pg. 3	Revised notes and footnotes on Write Cycle No. 1 and No. 2 diag Added Datasheet Document History Revised ISB to accomidate speed functionality Not recommended for new designs Removed "Not recommended for new designs"