# Am2917A

Quad Three-State Bus Transceiver with Interface Logic

#### DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- D-type driver register with tri-state bus driver output can sink 48mA at 0.5V max.
- Internal 4-bit odd parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

#### **GENERAL DESCRIPTION**

The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled.


The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the  $A_i$  data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver

output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

The Am2917A features a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.


# BLOCK DIAGRAM



05403A

# CONNECTION DIAGRAM Top View


#### D-20-1




Note: Pin 1 is marked for orientation

#### LOGIC SYMBOL


#### METALLIZATION AND PAD LAYOUT





#### **ORDERING INFORMATION**

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Quad 3-state Bus Transceiver

Valid Combinations					
Am2917A	PC DC, DCB, DM, DMB FM, FMB XC, XM				

#### Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

## PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 7 13, 17	A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>	1	The four driver register inputs.
19	DRCP	1	Driver Clock Pulse. Clock pulse for the driver register.
9	BE	T	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
4, 6, 14, 16	BUS <sub>0</sub> , BUS <sub>1</sub> , BUS <sub>2</sub> , BUS <sub>3</sub>	1/0	The four driver outputs and receiver inputs (data is inverted).
2, 8, 12, 18	R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub>	0	The four receiver outputs. Data from the bus is inverted while data from the A inputs is non-inverted.
1	FICE	I	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
10	ODD	0	Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.
11	ŌĒ	T	Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.


## **FUNCTION TABLE**

	IN	<b>IPUTS</b>			INTERNAL TO DEVICE		BUS	OUTPUT	
Aj	DRCP	BE	ALE	ŌĒ	Ď	Qi	BUS	Ri	FUNCTION
X	х	н	х	Х	Х	х	Z	Х	Driver output disable
х	х	х	X	Н	Х	X	Х	Z	Receiver output disable
X	X	Н	L	Ĺ	X	L	L	H	Driver output disable and receive data via Bus input
Х	×	х	н	х	х	NC	х	х	Latch received data
HF	1	X	X	X	L H	X	X	X X	Load driver register
X	L H	X	X	X	NC NC	X X	×	X X	No driver clock restrictions
X X	X	L L	X X	X	L H	×	H	X X	Drive Bus

H = HIGH Z = HIGH Impedance X = Don't care i = 0, 1, 2, 3 L = LOW NC = No change t = LOW to HIGH transition

#### PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
L	ODD = A <sub>0</sub> ⊕ A <sub>1</sub> ⊕ A <sub>2</sub> ⊕ A <sub>3</sub>
н	ODD = Q0 + Q1 + Q2 + Q3



AF001380

The Am2917A can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V <sub>CC</sub> max.
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Bus100mA
DC Output Current, Into Outputs
(Except Bus)
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limi ality of the device is guaranteed.	
any or the device is guaranteed.	


# DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
		Vcc = MIN	MIL:	OH = -1.0mA	2.4	3.4		
VoH	Receiver	VIN = VIL or VIH	COM	COM'L: IOH = -2.6mA		3.4		Volts
<b>.</b>	Output HIGH Voltage	VCC = 5.0V, IOH = -	- 100µA		3.5			
	Parity	VCC = MIN, IOH = -	. RRO., A	MIL	2.5	. 3.4		
Vон	Output HIGH Voltage	VIN = VIH or VIL		COM'L	2.7	3.4		Volts
				I <sub>OL</sub> = 4.0mA		0.27	0.4	
VOL Output LOW Voltage		V <sub>CC</sub> = MIN		I <sub>OL</sub> = 8.0mA		0.32	0.45	Volts
0.2	(Except Bus)	VIN - VIL OF VIH		IOL = 12mA		0.37	0.5	
ν <sub>IH</sub>	input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts
	V <sub>IL</sub> Input LOW Level (Except Bus)	Guaranteed input logical LOW for all inputs		MIL		1	0.7	
VIL				COM'L			0.8	Volts
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	VCC = MIN, IIN = -	18mA				-1.2	Volts
	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> ≈ 0.4V BE, FILE All other ing		BE, ALE	_	1 -	-0.72	mA
IιL	(Except Bus)			All other inputs			-0.36	
ήн	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	2.7V				20	μА
l <sub>k</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> ≈ 7.0V					100	μΑ
	Output Short Circuit Current	T	RECE	IVER	-30	T	-130	
Isc	(Except Bus)	V <sub>CC</sub> = MAX PAF		ſΥ	-20		-100	mA
lcc	Power Supply Current	V <sub>CC</sub> = MAX				63	95	mA
	Off-State Output Current		Vo =	2.4V			50	
ю	(Receiver Outputs)	V <sub>CC</sub> = MAX		0.4V			-50	μA

# BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range

Parameters	Description	Test Cond	litions (Note 2)	Min	Тур	<b>Max</b> 0.4	Units	
			I <sub>OL</sub> = 24mA					
VOL	V <sub>OL</sub> Bus Output LOW Voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 48mA			0.5	Volts	
	V <sub>OH</sub> Bus Output HIGH Voltage		COM'L, IOH = -20mA					
VOH		V <sub>CC</sub> = MIN	MIL, IOH = - 15mA	2.4			Volts	
Bus Leakage Current	1		Vo = 0.4V			-200		
	V <sub>CC</sub> = MAX Bus enable = 2.4V	V <sub>O</sub> = 2.4V			50	μΑ		
•	(High Impedance)	Bus enable = 2.4V V <sub>O</sub> = 4.5V	V <sub>O</sub> = 4.5V			100		
OFF	Bus Leakage Current (Power OFF)	V <sub>O</sub> = 4.5V V <sub>CC</sub> = 0V				100	μА	
ViH	Receiver Input HIGH Threshold	Bus enable = 2.4V		2.0			Volts	
			COM'L			0.8		
VIL Receiver Input LOW Threshold	Receiver Input LOW Threshold	Bus enable = 2.4V MIL				0.7	Volts	
Isc	Bus Output Short Circuit Current	V <sub>CC</sub> = MAX V <sub>O</sub> = 0V	-50	-120	- 225	mA		

# INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Parameters			CC	MMERCI	AL				
	Description			Am2917	١	Am2917A			
		Test Conditions	Min.	Typ (Note 1)	Max.	Min.	Typ (Note 1)	Max.	Units
t <sub>PHL</sub>	Driver Clock (DRCP) to Bus			21	32		21	36	ns
t <sub>PLH</sub>	Birter Clock (Brior) to Bus	C <sub>L</sub> (BUS) = 50 pF R <sub>L</sub> (BUS) = 130 Ω		21	32		21	36	113
tzh, tzi.	Bus Enable (BE) to Bus	R <sub>L</sub> (BUS) = 130 Ω		13	23		13	26	ns
tHZ, tLZ	Dus Chable (DC) to Dus			13	18		13	21	
t <sub>B</sub>	A Data Inputs		12			15			ns
th	A Data Inputs		6.0			8.0			] ""
tpw	Clock Pulse Width (HIGH)		17			20			ns
ŧрцн	Bus to Receiver Output			18	30		18	33	ns ns
tpHL	(Latch Enabled)			18	27		18	30	
t <sub>PLH</sub>	Latch Enable to Receiver Output			21	30		21	33	
tpHL	Laten Enable to Receiver Output			21	27		21	30	
ts	Bus to Latch Enable (RLE)		13			15			
th	Bus to Latch Enable (HLE)	C <sub>L</sub> = 15 pF R <sub>L</sub> = 2.0 kΩ	4.0			6.0			
t <sub>PLH</sub>	A Data to Odd Parity Out	R <sub>L</sub> = 2.0 kΩ		32	42		32	46	
t <sub>PHL</sub>	(Driver Enabled)			26	36		26	40	ns
tpLH	Bus to Odd Party Out			21	32		21	36	
t <sub>PHL</sub>	(Driver Inhibit)			21	32		21	36	ns
tpLH	Latch Enable (RLE) to Odd			21	32		21	36	ns
tPHL	Parity Output			21	32		21	36	
tzH. tzL	0.5.4.0.4.14.0.4.4	7		14	23		14	26	
tHZ, tLZ	Output Control to Output	$C_L = 5  pF, R_L = 2.0  k\Omega$		14	23		14	26	ns

Notes:

Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


## SWITCHING TEST CIRCUIT



TC001170

 $^{\circ}$ C<sub>L</sub> = 15pF for tp<sub>LH</sub>, tp<sub>HL</sub>, tz<sub>L</sub>, tz<sub>H</sub> C<sub>L</sub> = 5pF for thz, t<sub>L</sub>z

# **SWITCHING WAVEFORMS**



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.