

# M5M5256BP,BFP,BKP-10L-I, -12L-I, -15L-I -10LL-I,-12LL-I,-15LL-I

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM


## DESCRIPTION

This M5M5256BP,BFP,BKP is a 262,144-bit CMOS static RAM organized as 32,768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.

The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28 pin package and configured in an industrial standard 32K × 8-bit pinout.

## FEATURE

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (-40~70°C)
M5M5256BP,BFP,BKP-10L-I M5M5256BP,BFP,BKP-12L-I M5M5256BP,BFP,BKP-15L-I	100ns 120ns 150ns	70mA	100 μA (V <sub>CC</sub> =5.5V)  50 μA (V <sub>CC</sub> =3.0V)
M5M5256BP,BFP,BKP-10LL-I M5M5256BP,BFP,BKP-12LL-I M5M5256BP,BFP,BKP-15LL-I	100ns 120ns 150ns		20 μA (V <sub>CC</sub> =5.5V)  10 μA (V <sub>CC</sub> =3.0V)



## APPLICATION

Small Capacity Memory Units

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by S
- OE Prevents Data Contention in the I/O Bus
- Common Data I/O
- Extended operating temperature (-40~85°C)
- PACKAGE

M5M5256BP ..... 28 pin 600 mil DIP  
 M5M5256BKP ..... 28 pin 300 mil DIP  
 M5M5256BFP ..... 28 pin Small Outline Package (SOP)

# M5M5256BP, BFP, BKP-10L-I, -12L-I, -15L-I -10LL-I, -12LL-I, -15LL-I

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

## FUNCTION

The operation mode of the M5M5256BP, BFP, BKP is determined by a combination of the device control inputs  $\overline{S}$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.


A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S}$  are in an active state.

When setting  $\overline{S}$  at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{cc3}$  or  $I_{cc4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S}$	$\overline{W}$	$\overline{OE}$	Mode	DQ	$I_{cc}$
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	D <sub>IN</sub>	Active
L	H	L	Read	D <sub>OUT</sub>	Active
L	H	H		High-impedance	Active



# M5M5256BP,BFP,BKP-10L-I, -12L-I, -15L-I -10LL-I,-12LL-I,-15LL-I

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3~7	V
V <sub>I</sub>	Input voltage		-0.3~V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	700	mW
T <sub>opr</sub>	Operating temperature		-40~85	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=-40~85°C, V<sub>CC</sub>=5V±10%, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2mA			0.4	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> =0~V <sub>CC</sub>			±1	μA
I <sub>O</sub>	Output leakage current	$\overline{S}=V_{IH}$ or $\overline{OE}=V_{IH}$ , V <sub>IO</sub> =0~V <sub>CC</sub>			±1	μA
I <sub>CC1</sub>	Active supply current (AC,MOS level)	$\overline{S}<0.2V, \overline{W}>V_{CC}-0.2V$ , Output open Other inputs<0.2V or >V <sub>CC</sub> -0.3V Min.cycle		30	65	mA
I <sub>CC2</sub>	Active supply current (AC,TTL level)	$\overline{S}=V_{IL}, \overline{W}=V_{IH}$ , Output open Other inputs=V <sub>IH</sub> or V <sub>IL</sub> Min.cycle		35	70	mA
I <sub>CC3</sub>	Stand by supply current	$\overline{S} \geq V_{CC}-0.2V$	BP,BFP,BKP-L		100 *1	μA
			-I		200 *2	μA
		Other inputs=0~V <sub>CC</sub>	BP,BFP,BKP-LL		20 *1	μA
			-I		40 *2	μA
I <sub>CC4</sub>	Stand by supply current	$\overline{S}=V_{IH}$ , Other inputs=0~V <sub>CC</sub>			3	mA
C <sub>I</sub>	Input capacitance (T <sub>a</sub> =25°C )	V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz			6	pF
C <sub>O</sub>	Output capacitance (T <sub>a</sub> =25°C )	V <sub>O</sub> =GND, V <sub>O</sub> =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)  
 Note 2: Typical value is V<sub>CC</sub>=5V, T<sub>a</sub>=25°C

\*1: T<sub>a</sub>=-40~70°C  
 \*2: T<sub>a</sub>=70~85°C

**M5M5256BP, BFP, BKP-10L-I, -12L-I, -15L-I  
-10LL-I, -12LL-I, -15LL-I**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5256-10L-I M5M5256-10LL-I		M5M5256-12L-I M5M5256-12LL-I		M5M5256-15L-I M5M5256-15LL-I		Units
		Min	Max	Min	Max	Min	Max	
t <sub>CR</sub>	Read cycle time	100		120		150		ns
t <sub>a(A)</sub>	Address access time		100		120		150	ns
t <sub>a(s)</sub>	Chip select access time		100		120		150	ns
t <sub>a(OE)</sub>	Output enable access time		50		60		75	ns
t <sub>dis(s)</sub>	Output disable time after $\overline{S}$ high		35		40		45	ns
t <sub>dis(OE)</sub>	Output disable time after $\overline{OE}$ high		35		40		45	ns
t <sub>en(s)</sub>	Output enable time after $\overline{S}$ low	10		10		10		ns
t <sub>en(OE)</sub>	Output enable time after $\overline{OE}$ low	10		10		10		ns
t <sub>v(A)</sub>	Data valid time after address	20		20		20		ns

TIMING REQUIREMENTS (Ta=-40~85°C, Vcc=5V±10%, unless otherwise noted)

WRITE CYCLE


Symbol	Parameter	M5M5256-10L-I M5M5256-10LL-I		M5M5256-12L-I M5M5256-12LL-I		M5M5256-15L-I M5M5256-15LL-I		Units
		Min	Max	Min	Max	Min	Max	
t <sub>cw</sub>	Write cycle time	100		120		150		ns
t <sub>w(w)</sub>	Write pulse width	60		70		80		ns
t <sub>SU(A)</sub>	Address set up time	0		0		0		ns
t <sub>SU(A-<math>\overline{W}</math>)</sub>	Address set up time with respect to $\overline{W}$ high	80		85		90		ns
t <sub>SU(s)</sub>	Chip select set up time	80		85		90		ns
t <sub>SU(D)</sub>	Data set up time	35		40		50		ns
t <sub>h(D)</sub>	Data hold time	0		0		0		ns
t <sub>rec(w)</sub>	Write recovery time	0		0		0		ns
t <sub>dis(w)</sub>	Output disable time after $\overline{W}$ low		35		40		45	ns
t <sub>dis(OE)</sub>	Output disable time after $\overline{OE}$ high		35		40		45	ns
t <sub>en(w)</sub>	Output enable time after $\overline{W}$ high	10		10		10		ns
t <sub>en(OE)</sub>	Output enable time after $\overline{OE}$ low	10		10		10		ns

# M5M5256BP, BFP, BKP-10L-I, -12L-I, -15L-I -10LL-I, -12LL-I, -15LL-I


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

## TIMING DIAGRAMS

### Read cycle




### Write cycle ( $\bar{W}$ control mode )



**M5M5256BP,BFP,BKP-10L-I, -12L-I, -15L-I  
-10LL-I,-12LL-I,-15LL-I**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle ( $\bar{S}$  control mode)



Note 3: Test condition

Input pulse level....  $V_{IH} = 2.4V, V_{IL} = 0.6V$

Input rise and fall time.... 10ns

Reference level....  $V_{OH} = V_{OL} = 1.5V$

Transition is measured  $\pm 500mV$  from steady state voltage. (for  $t_{en}, t_{dis}$ )

Output loads..... Fig.1,  $C_L = 100pf$  (BP,BFP,BKP-10L-I,-12L-I,-15L-I,-10LL-I,  
-12LL-I,-15LL-I)

$C_L = 5pf$  (for  $t_{en}, t_{dis}$ )




Fig.1 Output load

Note 4: Hatching indicates the state is don't care.

Note 5: Writing is executed in overlap of  $\bar{S}$  and  $\bar{W}$  low.

Note 6: If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ , the output remains in the high-impedance state.

Note 7: Don't apply inverted phase signal externally when DQ pin is in output mode.

# M5M5256BP,BFP,BKP-10L-I, -12L-I, -15L-I -10LL-I,-12LL-I,-15LL-I

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

## POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (Ta=-40~85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
V <sub>cc(PD)</sub>	Power down supply voltage		2			V
V <sub>I(̄S)</sub>	Chip select input $\bar{S}$	2.2V ≤ V <sub>cc(PD)</sub>	2.2			V
		2V ≤ V <sub>cc(PD)</sub> ≤ 2.2V		V <sub>cc(PD)</sub>		
I <sub>cc(PD)</sub>	Power down supply current	V <sub>cc</sub> =3V	BP,BFP,BKP-L -I		50 *1	μA
					100 *2	μA
		Other inputs=3V	BP,BFP,BKP-LL -I		*10 *1	μA
					20 *2	μA

\* Ta=25°C, I<sub>cc(PD)</sub>=1 μA

\*1: Ta=-40~70°C

\*2: Ta=70~85°C

TIMING REQUIREMENTS (Ta=-40~85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
t <sub>su(PD)</sub>	Power down set up time		0			ns
t <sub>rec(PD)</sub>	Power down recovery time		t <sub>CR</sub>			ns

## POWER DOWN CHARACTERISTICS

