

## 32K x 8 LOW VOLTAGE CMOS STATIC RAM

OCTOBER 2006

### FEATURES

- High-speed access time: 20, 45 ns
- Automatic power-down when chip is deselected
- CMOS low power operation
  - 17  $\mu$ W (typical) CMOS standby
  - 50 mW (typical) operating
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three-state outputs
- Industrial and Automotive temperatures available
- Lead-free available

### DESCRIPTION


The *ISSI* IS62/65LV256AL is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15 ns maximum.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 150  $\mu$ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ( $\overline{CE}$ ). The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.


The IS62/65LV256AL is available in the JEDEC standard 28-pin SOJ, 28-pin SOP, and the 28-pin 450-mil TSOP package.

### FUNCTIONAL BLOCK DIAGRAM




Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

**PIN CONFIGURATION**  
28-Pin SOJ/ 28-pin SOP



**PIN CONFIGURATION**  
28-Pin TSOP



**PIN DESCRIPTIONS**

A0-A14	Address Inputs
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
I/O0-I/O7	Input/Output
V <sub>DD</sub>	Power
GND	Ground

**TRUTH TABLE**

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	I/O Operation	V <sub>DD</sub> Current
Not Selected (Power-down)	X	H	X	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Output Disabled	H	L	H	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>
Read	H	L	L	DOUT	I <sub>CC1</sub> , I <sub>CC2</sub>
Write	L	L	X	DIN	I <sub>CC1</sub> , I <sub>CC2</sub>

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	W
I <sub>OUT</sub>	DC Output Current (LOW)	20	mA

**Note:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING RANGE**

Part No.	Range	Ambient Temperature	V <sub>DD</sub>
IS62LV256AL	Commercial	0°C to +70°C	3.3V +10%
IS62LV256AL	Industrial	-40°C to +85°C	3.3V ± 10%
IS65LV256AL	Automotive	-40°C to +125°C	3.3V ± 10%

**DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>DD</sub> = Min., I <sub>OH</sub> = -2.0 mA	2.4	—	V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 4.0 mA	—	0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>DD</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V	
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	Com. Ind. Auto.	-1 -2 -10	1 2 10	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled	Com. Ind. Auto.	-1 -2 -10	1 2 10	μA

**Notes:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 10 ns.
2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-20 ns		-45 ns		Unit
				Min.	Max.	Min.	Max.	
I <sub>CC1</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = 0	Com.	—	4	—	4	mA
			Ind.	—	5	—	5	
			Auto.	—	—	—	8	
I <sub>CC2</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> = Max., $\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub>	Com.	—	20	—	10	mA
			Ind.	—	25	—	12	
			Auto.	—	—	—	20	
			typ. <sup>(2)</sup>	15	7			
I <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> $\overline{CE} \geq V_{IH}$ , f = 0	Com.	—	1.5	—	1.5	mA
			Ind.	—	1.8	—	1.8	
			Auto.	—	—	—	2	
I <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> = Max., $\overline{CE} \leq V_{DD} - 0.2V$ , V <sub>IN</sub> > V <sub>DD</sub> - 0.2V, or V <sub>IN</sub> ≤ 0.2V, f = 0	Com.	—	15	—	15	μA
			Ind.	—	20	—	20	
			Auto.	—	—	—	50	
			typ. <sup>(2)</sup>	2	2			

**Note:**

- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V<sub>DD</sub> = 3.3V, T<sub>A</sub> = 25°C and not 100% tested.

**CAPACITANCE<sup>(1,2)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5	pF

**Notes:**

- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>DD</sub> = 3.3V.

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	-20 ns		-45 ns		Unit
		Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	20	—	45	—	ns
$t_{AA}$	Address Access Time	—	20	—	45	ns
$t_{OHA}$	Output Hold Time	2	—	2	—	ns
$t_{ACE}$	$\overline{CE}$ Access Time	—	20	—	45	ns
$t_{DOE}$	$\overline{OE}$ Access Time	—	10	—	25	ns
$t_{LZOE}^{(2)}$	$\overline{OE}$ to Low-Z Output	0	—	0	—	ns
$t_{HZOE}^{(2)}$	$\overline{OE}$ to High-Z Output	—	9	0	20	ns
$t_{LZCE}^{(2)}$	$\overline{CE}$ to Low-Z Output	3	—	3	—	ns
$t_{HZCE}^{(2)}$	$\overline{CE}$ to High-Z Output	—	9	0	20	ns
$t_{PU}^{(3)}$	$\overline{CE}$ to Power-Up	0	—	0	—	ns
$t_{PD}^{(3)}$	$\overline{CE}$ to Power-Down	—	18	—	30	ns


**Notes:**

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.


**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

**AC TEST LOADS**




**Figure 1.**




**Figure 2.**

AC WAVEFORMS

READ CYCLE NO. 1<sup>(1,2)</sup>



READ CYCLE NO. 2<sup>(1,3)</sup>



Notes:

1.  $\overline{WE}$  is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.

**WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)**


Symbol	Parameter	-20 ns		-45 ns		Unit
		Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	20	—	45	—	ns
t <sub>SCE</sub>	$\overline{CE}$ to Write End	15	—	35	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	14	—	25	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	ns
t <sub>PWE<sup>(4)</sup></sub>	$\overline{WE}$ Pulse Width	14	—	25	—	ns
t <sub>SD</sub>	Data Setup to Write End	13	—	20	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	ns
t <sub>HZWE<sup>(2)</sup></sub>	$\overline{WE}$ LOW to High-Z Output	—	8	—	20	ns
t <sub>LZWE<sup>(2)</sup></sub>	$\overline{WE}$ HIGH to Low-Z Output	0	—	0	—	ns

**Notes:**


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured  $\pm 500$  mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
4. Tested with  $\overline{OE}$  HIGH.

**AC WAVEFORMS**

**WRITE CYCLE NO. 1 ( $\overline{WE}$  Controlled)<sup>(1,2)</sup>**



WRITE CYCLE NO. 2 ( $\overline{CE}$  Controlled)<sup>(1,2)</sup>



**Notes:**

1. The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if  $\overline{OE} \geq V_{IH}$ .




### DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{DD}$ for Data Retention	See Data Retention Waveform	2.0		3.6	V
$I_{DR}$	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \geq V_{DD} - 0.2V$ $V_{IN} \geq V_{DD} - 0.2V, \text{ or } V_{IN} \leq V_{SS} + 0.2V$				$\mu A$
		Com.	—	—	15	
		Ind.	—	—	20	
		Auto. typ. <sup>(1)</sup>	—	—	50	
$t_{SDR}$	Data Retention Setup Time	See Data Retention Waveform	0		—	ns
$t_{RDR}$	Recovery Time	See Data Retention Waveform	$t_{RC}$		—	ns

**Note:**

1. Typical Values are measured at  $V_{DD} = 3.3V, T_A = 25^\circ C$  and not 100% tested.

### DATA RETENTION WAVEFORM ( $\overline{CE}$ Controlled)



## ORDERING INFORMATION

### Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
20	IS62LV256AL-20T	450-mil TSOP
	IS62LV256AL-20TL	450-mil TSOP, Lead-free
	IS62LV256AL-20J	300-mil Plastic SOJ
	IS62LV256AL-20JL	300-mil Plastic SOJ, Lead-free
45	IS62LV256AL-45T	450-mil TSOP
	IS62LV256AL-45TL	450-mil TSOP, Lead-free
	IS62LV256AL-45J	300-mil Plastic SOJ

### Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
20	IS62LV256AL-20TI	450-mil TSOP
	IS62LV256AL-20TLI	450-mil TSOP, Lead-free
	IS62LV256AL-20JI	300-mil Plastic SOJ
	IS62LV256AL-20JLI	300-mil Plastic SOJ, Lead-free
45	IS62LV256AL-45TI	450-mil TSOP
	IS62LV256AL-45TLI	450-mil TSOP, Lead-free
	IS62LV256AL-45JI	300-mil Plastic SOJ
	IS62LV256AL-45UI	330-mil Plastic SOP
	IS62LV256AL-45ULI	330-mil Plastic SOP, Lead-free

### Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65LV256AL-45TA3	450-mil TSOP
	IS65LV256AL-45TLA3	450-mil TSOP, Lead-free
	IS65LV256AL-45UA3	330-mil Plastic SOP
	IS65LV256AL-45ULA3	330-mil Plastic SOP, Lead-free