## **Document Title**

### 256Kx16 bit Low Power and Low Voltage CMOS Static RAM

### **Revision History**

Revision No	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	July 29, 2002	Preliminary
0.1	Revised - Added Commercial product - Deleted 44-TSOP2-400R Package Type. - Added 55ns product(@ 3.0V~3.6V)	December 2, 2002	Preliminary
1.0	<ul> <li>Finalized</li> <li>Changed lcc(Operating power supply current) from 4mA to 2mA</li> <li>Changed lcc1(Average operating current) from 4mA to 3mA</li> <li>Changed lcc2(Average operating current) from 40mA to 25mA</li> <li>Changed IsB1(Standby Current(CMOS), Commercial) from 15µA to 10µA</li> <li>Changed IsB1(Standby Current(CMOS), Industrial) from 20µA to 10µA</li> <li>Changed IsB1(Standby Current(CMOS), Automotive) from 30µA to 20µA</li> <li>Changed IoR(Data retention current, Commercial) from 15µA to 10µA</li> <li>Changed IoR(Data retention current, Industrial) from 30µA to 20µA</li> <li>Changed IoR(Data retention current, Automotive) from 30µA to 20µA</li> </ul>	August 8, 2003	Final
2.0	Revised - Changed IsB1 of Automotive product from 20µA to 30µA - Changed IDR of Automotive product from 20µA to 30µA - Added Lead Free Products	March 27, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



## **CMOS SRAM**

## 256Kx16 bit Low Power and Low Voltage CMOS Static RAM

### FEATURES

- Process Technology: Full CMOS
- Organization: 256K x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 2V(Min)
- Three State Outputs
- Package Type: 44-TSOP2-400F

### **GENERAL DESCRIPTION**

The K6X4016T3F families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature range and have 44-TSOP2 package type for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


### PRODUCT FAMILY

				Power Di	ssipation		
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6X4016T3F-B	Commercial(0~70°C)		55 <sup>1)</sup> /70 <sup>2)</sup> /85ns	10µA			
K6X4016T3F-F	Industrial(-40~85°C)	2.7~3.6V	55 470 405113	10µA	25mA	44-TSOP2-400F	
K6X4016T3F-Q	Automotive(-40~125°C)		70 <sup>2)</sup> /85ns	30μΑ			

1. This parameter is measured with 30pF test load (Vcc=3.0~3.6V).


2. The parameter is measured with 30pF test load.

### PIN DESCRIPTION



Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	LB	Lower Byte (I/O1~8)
A0~A17	Address Inputs	UB	Upper Byte (I/O9~16)
I/O1~I/O16	Data Input/Output	NC	No Connection

### FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



## **CMOS SRAM**

### **PRODUCT LIST**

Commercial Products(0~70°C)		Industrial Pro	oducts(-40~85°C)	Automotive Products(-40~125°C)			
Part Name	Part Name Function		Function	Part Name	Function		
K6X4016T3F-TB55 <sup>1)</sup> K6X4016T3F-TB70 K6X4016T3F-TB85 K6X4016T3F-UB55 <sup>1)</sup> K6X4016T3F-UB70 K6X4016T3F-UB85	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 85ns, LL 44-TSOP2-F, 55ns, LL, LF 44-TSOP2-F, 70ns, LL, LF 44-TSOP2-F, 85ns, LL, LF	K6X4016T3F-TF70 K6X4016T3F-TF85 K6X4016T3F-UF55 <sup>1)</sup>	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL 44-TSOP2-F, 85ns, LL 44-TSOP2-F, 55ns, LL, LF 44-TSOP2-F, 70ns, LL, LF 44-TSOP2-F, 85ns, LL, LF	K6X4016T3F-TQ85 K6X4016T3F-UQ70 K6X4016T3F-UQ85	44-TSOP2-F, 70ns, L 44-TSOP2-F, 85ns, L 44-TSOP2-F, 70ns, L, LF 44-TSOP2-F, 85ns, L, LF		

1. Operating voltage range is 3.0~3.6V 2. LF : Lead Free Product

### **FUNCTIONAL DESCRIPTION**

cs	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
L	Н	Н	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	X <sup>1)</sup>	X <sup>1)</sup>	Н	Н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

### **ABSOLUTE MAXIMUM RATINGS**<sup>1)</sup>

Item	Symbol	Symbol Ratings		Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.2 to Vcc+0.3(max. 3.9V) V -		-
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.9	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
		0 to 70		K6X4016T3F-B
Operating Temperature	TA	-40 to 85	°C	K6X4016T3F-F
		-40 to 125		K6X4016T3F-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

Item	Symbol	Min	Тур	Мах	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.2 <sup>2)</sup>	V
Input low voltage	VIL	-0.2 <sup>3)</sup>	-	0.6	V

Note:

1. Commercial Product: TA=0 to 70°C, otherwise specified. Industrial Product: TA=-40 to 85°C, otherwise specified. Automotive Product: TA=-40 to 125°C, otherwise specified.

2. Overshoot: Vcc+2.0V in case of pulse width  $\leq$  30ns.

Undershoot: -2.0V in case of pulse width ≤ 30ns.
 Overshoot and undershoot are sampled, not 100% tested.

### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Мах	Unit	
Input capacitance	CIN	VIN=0V	-	8	pF	
Input/Output capacitance	Сю	VIO=0V	-	10	pF	

1. Capacitance is sampled, not 100% tested

### **DC AND OPERATING CHARACTERISTICS**


ltem	Symbol	Test Condition	ons	Min	Тур	Мах	Unit
Input leakage current	L	VIL=Vss to Vcc		-1	-	1	μA
Output leakage current	Ilo	CS=VIH or OE=VIH or WE=VIL VIO	=Vss to Vcc	-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH,	Read	-	-	2	mA
Average operating current	ICC1	Cycle time=1µs, 100% duty, lio=0 ViN≤0.2V or Vin≥Vcc-0.2V	ycle time=1µs, 100% duty, lıo=0mA CS≤0.2V, ın≤0.2V or Vın≥Vcc-0.2V			3	mA
Average operating current	ICC2	Cycle time=Min <sup>2)</sup> , 100% duty, Iıo=0mA, $\overline{CS}$ =VıL, VIN=VIH or VIL		-	-	25	mA
Output low voltage	Vol	loL=2.1mA		-	-	0.4	V
Output high voltage	Vон	Іон=-1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs=VIL or VIH		-	-	0.3	mA
			K6X4016T3F-B	-	-	10	μA
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X4016T3F-F	-	-	10	μA
			K6X4016T3F-Q	-	-	30	μA



## **CMOS SRAM**

### AC OPERATING CONDITIONS

TEST CONDITIONS( Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



1. Including scope and jig capacitance

### **AC CHARACTERISTICS**

(Vcc=2.7~3.6V, Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C, Automotive product: TA=-40 to 125°C)

					Spee	d Bins			
	Parameter List	Symbol	55	ns¹)	70	ns	85	ins	Units
			Min	Мах	Min	Мах	Min	Max	
	Read cycle time	tRC	55	-	70	-	85	-	ns
	Address access time	taa	-	55	-	70	-	85	ns
	Chip select to output	tco	-	55	-	70	-	85	ns
	Output enable to valid output	toe	-	25	-	35	-	40	ns
	LB, UB valid to data output	tва	-	25	-	35	-	40	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
Reau	Output enable to low-Z output	tolz	5	-	5	-	5	-	ns
	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ enable to low-Z output	<b>t</b> BLZ	5	-	5	-	5	-	ns
	Output hold from address change	tон	10	-	10	-	10	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	0	25	ns
	OE disable to high-Z output	tонz	0	20	0	25	0	25	ns
	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ disable to high-Z output	tвнz	0	20	0	25	0	25	ns
	Write cycle time	twc	55	-	70	-	85	-	ns
	Chip select to end of write	tcw	45	-	60	-	70	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	70	-	ns
	Write pulse width	twp	40	-	55	-	60	-	ns
Write	Write recovery time	twr	0	-	0	-	0	-	ns
	Write to output high-Z	twнz	0	20	0	25	0	25	ns
	Data to write time overlap	tow	25	-	30	-	35	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	ns
	LB, UB valid to end of write	tвw	45	-	60	-	70	-	ns

1. Voltage range is 3.0V~3.6V for commercial and industrial product.


### DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition			Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V		2.0	-	3.6	V
Data retention current			K6X4016T3F-B		-	10	μA
	Idr	Vcc=3.0V, CS≥Vcc-0.2V	K6X4016T3F-F	-		10	μA
		K6X4016T3F-Q				30	μA
Data retention set-up time	tsdr	See data retention waveform		0	-	-	ms
Recovery time	trdr			5	-	-	1115




#### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.




## **CMOS SRAM**

#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



NOTES (WRITE CYCLE)


1. A write occurs during the overlap(twp) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.

- 2. tcw is measured from the  $\overline{CS}$  going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.

4. twn is measured from the end of write to the address change. twn is applied in case a write ends with CS or WE going high.

### DATA RETENTION WAVE FORM







# **CMOS SRAM**

### PACKAGE DIMENSIONS

Unit: millimeter(inch)

