

InGaP/GaAs HBT MMIC DISTRIBUTED **AMPLIFIER DC TO 12GHz**

Typical Applications


- Narrow and Broadband Commercial and Military Radio Designs
- Linear and Saturated Amplifiers

Product Description

The NDA-320-D Casacadable Broadband InGaP/GaAs MMIC amplifier is a low-cost, high-performance solution for high frequency RF, microwave, or optical amplification needs. This 50Ω gain block is based on a reliable HBT proprietary MMIC design, providing unsurpassed performance for small-signal applications. Designed with an external bias resistor, the NDA-320-D provides flexibility and stability. In addition, the NDA-320-D chip was designed with an additional ground via, providing improved thermal resistance performance. The NDA-series of distributed amplifiers provide design flexibility by incorporating AGC functionality into their designs.

 Gain Stage or Driver Amplifiers for MWRadio/Optical Designs





Optimum Technology Matching® Applied

Optimum Technology Matching® Applied							
🗌 Si BJT	GaAs HBT	GaAs MESFET					
Si Bi-CMOS	SiGe HBT	Si CMOS					
✓ InGaP/HBT	GaN HEMT	SiGe Bi-CMOS					
N 0 50	C UPOS	2000					

Package Style: Die

Features

UNITS: INCHES

- Reliable, Low-Cost HBT Design
- 10.0dB Gain at 6GHz
- High P1dB of +13.5dBm @ 2GHz
- Fixed Gain or AGC Operation
- 50 Ω I/O Matched for High Freq. Use

Ordering Information

NDA-320-D

InGaP/GaAs HBT MMIC Distributed Amplifier DC to 12 GHz - Die Only (100 pieces minimum order)

RF Micro Devices. Inc. 7628 Thorndike Road Greensboro, NC 27409, USA


Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Functional Block Diagram

Absolute Maximum Ratings

5					
Parameter	Rating	Unit			
RF Input Power	+20	dBm			
Power Dissipation	300	mW			
Device Current, I _{CC1}	42	mA			
Device Current, I _{CC2}	48	mA			
Junction Temperature, Tj	200	°C			
Operating Temperature	-45 to +85	°C			
Storage Temperature	-65 to +150	°C			
Excooding any one or a combination of these limits may cause permanent damage					

Exceeding any one or a combination of these limits may cause permanent damage.



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).


Parameter	Specification			Unit	Condition		
Farameter	Min.	Тур.	Max.	Unit	Condition		
Overall					V_{CC1} =+10V, V_{CC2} =+10V, V_{C1} =+4.75V, V_{C2} =+2.98V, I_{CC1} =24mA, I_{CC2} =40mA, Z_0 =50 Ω , T_A =+25°C		
Small Signal Power Gain, S21	8.5	9.5 10.5		dB dB	f=0.1GHz to 4.0GHz f=4.0GHz to 8.0GHz		
Gain Flatness Input and Output VSWR	6.0	7.0 <u>+</u> 0.6 1.45:1		dB dB	f=8.0GHz to 12.0GHz f=0.1GHz to 8.0GHz f=0.1GHz to 8.0GHz		
Bandwidth, BW Output Power @ 1 dB Compression		1.95:1 12.5 13.5		GHz dBm	f=8.0GHz to 12.0GHz BW3 (3dB) f=2.0GHz		
		13.5 10.0		dBm dBm	f=6.0GHz f=14.0GHz		
Noise Figure, NF Third Order Intercept, IP3 Reverse Isolation, S12		5.5 23.5 -14	1	dB dBm dB	f=2.0GHz f=2.0GHz f=0.1GHz to 12.0GHz		
Device Voltage, V _Z AGC Control Voltage, V _{C1}	3.6	4.0	4.2	V V			
Gain Temperature Coefficient, $\delta G_T / \delta T$		-0.0015		dB/°C			
MTTF versus							
Junction Temperature		0					
Case Temperature		85		°C			
Junction Temperature MTTF		113.9 >1,000,000		°C hours			
Thermal Resistance		- 1,000,000		110010			
θ _{JC}	9	124		°C/W	$\frac{J_T - T_{CASE}}{V_D \cdot I_{CC}} = \theta_{JC}(°C/Watt)$		

Suggested Voltage Supply: V_{CC1}≥4.7V, V_{CC2}≥5.0V


500

Typical Bias Configuration

Application notes related to biasing circuit, device footprint, and thermal considerations are available on request.




Typical Bias Parameters for V _{CC1} =V _{CC2} =10V:							
V _{CC1} (V)	V _{CC2} (V)	I _{CC1} (mA)	V _{C1} (V)	R _{CC1} (Ω)	I _{CC2} (mA)	V _{C2} (V)	R _{CC2} (Ω)
10	10	24	4.75	220	40	3.98	150



Chip Outline Drawing - NDA-320-D

Chip Dimensions: 0.027" x 0.022" x 0.004"



Sales Criteria - Unpackaged Die

Die Sales Information

- All segmented die are sold 100% DC-tested. Testing parameters for wafer-level sales of die material shall be negotiated on a case-by-case basis.
- Segmented die are selected for customer shipment in accordance with RFMD Document #6000152 Die Product Final Visual Inspection Criteria¹.
- Segmented die has a minimum sales volume of 100 pieces per order. A maximum of 400 die per carrier is allowable.

Die Packaging

- All die are packaged in GelPak ESD protective containers with the following specification: O.D.=2"X2", Capacity=400 Die (20X20 segments), Retention Level=High(X8).
- GelPak ESD protective containers are placed in a static shield bag. RFMD recommends that once the bag is opened the GelPak/s should be stored in a controlled nitrogen environment. Do not press on the cover of a closed GelPak, handle by the edges only. Do not vacuum seal bags containing GelPak containers.
- Precaution must be taken to minimize vibration of packaging during handling, as die can shift during transit².

Package Storage

- Unit packages should be kept in a dry nitrogen environment for optimal assembly, performance, and reliability.
- Precaution must be taken to minimize vibration of packaging during handling, as die can shift during transit².

Die Handling

- Proper ESD precautions must be taken when handling die material.
- Die should be handled using vacuum pick-up equipment, or handled along the long side with a sharp pair of tweezers. Do not touch die with any part of the body.
- When using automated pick-up and placement equipment, ensure that force impact is set correctly. Excessive force may damage GaAs devices.

Die Attach

- The die attach process mechanically attaches the die to the circuit substrate. In addition, the utilization of proper die attach processes electrically connect the ground to the trace on which the chip is mounted. It also establishes the thermal path by which heat can leave the chip.
- Die should be mounted to a clean, flat surface. Epoxy or eutectic die attach are both acceptable attachment methods. Top and bottom metallization are gold. Conductive silver-filled epoxies are recommended. This procedure involves the use of epoxy to form a joint between the backside gold of the chip and the metallized area of the substrate.
- All connections should be made on the topside of the die. It is essential to performance that the backside be well grounded and that the length of topside interconnects be minimized.
- Some die utilize vias for effective grounding. Care must be exercised when mounting die to preclude excess run-out on the topside.


Die Wire Bonding

- Electrical connections to the chip are made through wire bonds. Either wedge or ball bonding methods are acceptable practices for wire bonding.
- All bond wires should be made as short as possible.

Notes


¹RFMD Document #6000152 - Die Product Final Visual Inspection Criteria. This document provides guidance for die inspection personnel to determine final visual acceptance of die product prior to shipping to customers.

²RFMD takes precautions to ensure that die product is shipped in accordance with quality standards established to minimize material shift. However, due to the physical size of die-level product, RFMD does not guarantee that material will not shift during transit, especially under extreme handling circumstances. Product replacement due to material shift will be at the discretion of RFMD.



Note: The s-parameter gain results shown below include device performance as well as evaluation board and connector loss variations. The insertion losses of the evaluation board and connectors are as follows:

1GHz to 4GHz=-0.06dB



NDA-320-D

Hoge up of the o