Regulating Pulse Width Modulators

FEATURES

- 8 to 35V Operation
- 5.1V Reference Trimmed to ±1%
- 100Hz to 500kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-Start
- Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout with Hysteresis
- Latching PWM to Prevent Multiple
 Pulses
- Dual Source/Sink Output Drivers

DESCRIPTION

The UC1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1V reference is trimmed to ±1% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provides a wide range of dead-time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200mA. The UC1525A output stage features NOR logic, giving a LOW output for an OFF state. The UC1527A utilizes OR logic which results in a HIGH output level when OFF.

13 VC

11

14

11

14

ட

OUTPUT A


UTPUT B

13 VC

٦Г

OUTPUT A

OUTPUT B



 Φ^{50 μΑ}

 $\leq 5 k\Omega$

OR

UC1527A Output Stage

BLOCK DIAGRAM

SLUS191A - February 1997 - Revised April 2004

NUNPUT

SHUTDOWN 10

SOFTSTART

2

8

 $3 k\Omega$


ABSOLUTE MAXIMUM RATINGS(Note 1)

Supply Voltage, (+V _{IN})+40V Collector Supply Voltage (V _C)+40V
Logic Inputs
Analog Inputs
Output Current, Source or Sink 500mA
Reference Output Current 50mA
Oscillator Charging Current 5mA
Power Dissipation at $T_A = +25^{\circ}C$ (Note 2) 1000mW
Power Dissipation at $T_C = +25^{\circ}C$ (Note 2) 2000mW
Operating Junction Temperature55°C to +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 seconds)+300°C
Note 1: Values beyond which damage may occur.
Note 2: Consult packaging Section of Databook for thermal
limitations and considerations of package.

RECOMMENDED OPERATING CONDITIONS (Note 3)

$eq:linear_line$
Oscillator Timing Capacitor
Dead Time Resistor Range $\dots \dots \dots 0$ to 500Ω
Operating Ambient Temperature Range
UC1525A, UC1527A55°C to +125°C
UC2525A, UC2527A–25°C to +85°C
UC3525A, UC3527A0°C to +70°C
Note 3: Range over which the device is functional and parame- ter limits are guaranteed.

CONNECTION DIAGRAMS



	PACKAGE PIN FUNCTION		
	FUNCTION	PIN	
	N/C	1	
	Inv. Input	2	
3 2 1 20 19	N.I. Input	3	
4 18	SYNC	4	
	OSC. output	5	
17 I 16 I	N/C	6	
16	CT	7	
15	RT	8	
0 10 11 10 10	Discharge	9	
<u>9 10 11 12 13</u>	Softstart	10	
	N/C	11	
	Compensation	12	
	Shutdown	13	
	Output A	14	
	Ground	15	
	N/C	16	
	Vc	17	
	Output B	18	
	+V _{IN}	19	
	VREF	20	

PARAMETER	TEST CONDITIONS		UC1525A/UC2525A UC1527A/UC2527A			UC3525A UC3527A		
		MIN	TYP	MAX	MIN	TYP	MAX	
Reference Section	- ·							•
Output Voltage	$T_J = 25^{\circ}C$	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	V _{IN} = 8 to 35V		10	20		10	20	mV
Load Regulation	$I_L = 0$ to 20mA		20	50		20	50	mV
Temperature Stability (Note 5)	Over Operating Range		20	50		20	50	
Total Output Variation (Note 5)	Line, Load, and Temperature	5.00		5.20	4.95		5.25	V
Shorter Circuit Current	V _{REF} = 0, T _J = 25°C		80	100		80	100	mA
Output Noise Voltage (Note 5)	10 Hz ≤ 10 kHz, T _J = 25°C		40	200		40	200	μVrms
Long Term Stability (Note 5)	$T_J = 125^{\circ}C$		20	50		20	50	mV
Oscillator Section(Note 6)								
Initial Accuracy (Notes 5 & 6)	$T_J = 25^{\circ}C$		± 2	± 6		± 2	± 6	%
Voltage Stability (Notes 5 & 6)	V _{IN} = 8 to 35V		± 0.3	± 1		± 1	± 2	%
Temperature Stability (Note 5)	Over Operating Range		± 3	± 6		± 3	± 6	%
Minimum Frequency	$R_{T} = 200 k\Omega, C_{T} = 0.1 \mu F$			120			120	Hz
Maximum Frequency	$R_T = 2k\Omega$, $C_T = 470pF$	400			400			kHz
Current Mirror	I _{RT} = 2mA	1.7	2.0	2.2	1.7	2.0	2.2	mA
Clock Amplitude (Notes 5 & 6)		3.0	3.5		3.0	3.5		V
Clock Width (Notes 5 & 6)	$T_J = 25^{\circ}C$	0.3	0.5	1.0	0.3	0.5	1.0	μs
Sync Threshold		1.2	2.0	2.8	1.2	2.0	2.8	V
Sync Input Current	Sync Voltage = 3.5V		1.0	2.5		1.0	2.5	mA
Error Amplifier Sectio(1/CM = 5.1)	/)							•
Input Offset Voltage			0.5	5		2	10	mV
Input Bias Current			1	10		1	10	μΑ
Input Offset Current				1			1	μΑ
DC Open Loop Gain	R _L ≥ 10MΩ	60	75		60	75		dB
Gain-Bandwidth Product (Note 5)	$A_V = 0$ dB, $T_J = 25$ °C	1	2		1	2		MHz
DC Transconductance (Notes 5 & 7)	$T_J = 25^{\circ}C, 30k\Omega \le R_L \le 1M\Omega$	1.1	1.5		1.1	1.5		mS
Output Low Level			0.2	0.5		0.2	0.5	V
Output High Level		3.8	5.6		3.8	5.6		V
Common Mode Rejection	V _{CM} = 1.5 to 5.2V	60	75		60	75		dB
Supply Voltage Rejection	V _{IN} = 8 to 35V	50	60		50	60		dB

ELECTRICAL CHARACTERISTICS:+VIN = 20V, and over operating temperature, unless otherwise specified, TA = TJ.

Note 5: These parameters, although ensured over the recommended operating conditions, are not 100% tested in production. Note 6: Tested at $f_{OSC} = 40$ kHz ($R_T = 3.6$ k Ω , $C_T = 0.01$ μ F, $R_D = 0\Omega$). Approximate oscillator frequency is defined by:

$$f = \frac{1}{C_T \left(0.7R_T + 3R_D \right)}$$

Note 7: DC transconductance (g_M) relates to DC open-loop voltage gain (A_V) according to the following equation: $A_V = g_M R_L$ where R_L is the resistance from pin 9 to ground. The minimum g_M specification is used to calculate minimum A_V when the error amplifier output is loaded.


PARAMETER	TEST CONDITIONS	UC1525A/UC2525A UC1527A/UC2527A			UC3525A UC3527A			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	1	
PWM Comparator									
Minimum Duty-Cycle				0			0	%	
Maximum Duty-Cycle (Note 6)		45	49		45	49		%	
Input Threshold (Note 6)	Zero Duty-Cycle	0.7	0.9		0.7	0.9		V	
	Maximum Duty-Cycle		3.3	3.6		3.3	3.6	V	
Input Bias Current (Note 5)			.05	1.0		.05	1.0	μΑ	
Shutdown Section									
Soft Start Current	$V_{SD} = 0V, V_{SS} = 0V$	25	50	80	25	50	80	μΑ	
Soft Start Low Level	$V_{SD} = 2.5V$		0.4	0.7		0.4	0.7	V	
Shutdown Threshold	To outputs, $V_{SS} = 5.1V$, $T_J = 25^{\circ}C$	0.6	0.8	1.0	0.6	0.8	1.0	V	
Shutdown Input Current	$V_{SD} = 2.5V$		0.4	1.0		0.4	1.0	mA	
Shutdown Delay (Note 5) $V_{SD} = 2.5V, T_J = 25^{\circ}C$			0.2	0.5		0.2	0.5	μs	
Output Drivers(Each Output) (VC	= 20V)								
Output Low Level	I _{SINK} = 20mA		0.2	0.4		0.2	0.4	V	
	I _{SINK} = 100mA		1.0	2.0		1.0	2.0	V	
Output High Level	I _{SOURCE} = 20mA	18	19		18	19		V	
	I _{SOURCE} = 100mA	17	18		17	18		V	
Under-Voltage Lockout	V_{COMP} and V_{SS} = High	6	7	8	6	7	8	V	
V _C OFF Current (Note 7)	V _C = 35V			200			200	μΑ	
Rise Time (Note 5)	$C_{L} = 1nF, T_{J} = 25^{\circ}C$		100	600		100	600	ns	
Fall Time (Note 5) $C_L = 1nF, T_J = 25^{\circ}C$			50	300		50	300	ns	
Total Standby Current									
Supply Current V _{IN} = 35V			14	20		14	20	mA	

ELECTRICAL CHARACTERISTICS:+VIN = 20V, and over operating temperature, unless otherwise specified, TA = TJ.


Note 5: These parameters, although ensured over the recommended operating conditions, are not 100% tested in production.

Note 6: Tested at f_{OSC} = 40kHz (R_T = 3.6k Ω , C_T = 0.01 μ F, R_D = 0 Ω)


Note 7: Collector off-state quiescent current measured at pin 13 with outputs low for UC1525A and high for UC1527A.




PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS




UC1525A output circuit (1/2 circuit shown).




For single-ended supplies, the driver outputs are grounded. The V_C terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.




The low source impedance of the output drivers provides rapid charging of power FET Input capacitance while minimizing external components.




UC1525A output saturation characteristics.



In conventional push-pull bipolar designs, forward base drive is controlled by R1-R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C1 and C2.



Low power transformers can be driven by the UC1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.



UC1525A oscillator schematic.


PRINCIPLES OF OPERATION AND TYPICAL CHARAC-TERISTIC SHUTDOWN OPTIONS

(See Block Diagram)


Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100μ A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions; the PWM latch is immediately set providing the fastest turn-off signal to the outputs; and a 150μ A-current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.


Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.




Oscillator Charge Time vs R_T and C_T .




Oscillator Discharge Time vs R_D and C_T .



Maximum value R_D vs minimum value R_T.



Error amplifier voltage gain and phase vs frequency.



Lab test fixture.

TEXAS NSTRUMENTS www.ti.com

2-May-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
5962-89511012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-89511032A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-8951103EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-89511042A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-8951104EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1525AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1525AJ883B	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1525AL	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
UC1525AL/81197	ACTIVE	LCCC	FK	20		TBD	Call TI	Call TI
UC1525AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
UC1527AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1527AJ883B	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC1527AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
UC2525ADW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UC2525ADWTR	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UC2525AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC2525AJ/81046	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC2525AN	ACTIVE	PDIP	Ν	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UC2525AQ	ACTIVE	PLCC	FN	20	46	TBD	Call TI	Level-2-220C-1 YEAR
UC2525AQTR	ACTIVE	PLCC	FN	20	1000	TBD	Call TI	Level-2-220C-1 YEAR
UC2525BDW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UC2525BJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC2525BN	ACTIVE	PDIP	Ν	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UC2527AN	ACTIVE	PDIP	Ν	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UC3525ADW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UC3525ADWTR	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-220C-1 YEAR
UC3525AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC3525AN	ACTIVE	PDIP	Ν	16	25	TBD	CU NIPDAU	Level-NA-NA-NA
UC3525AQ	ACTIVE	PLCC	FN	20	46	TBD	Call TI	Level-2-220C-1 YEAR
UC3525AQTR	ACTIVE	PLCC	FN	20	1000	TBD	Call TI	Level-2-220C-1 YEAR
UC3527AJ	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
UC3527AN	ACTIVE	PDIP	Ν	16	25	TBD	CU NIPDAU	Level-NA-NA-NA

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered



at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

MPLC004A - OCTOBER 1994

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated