

FUNCTIONAL DIAGRAM

The RCA CD54/74AC623 and CD54/74ACT623 octal-bus transceivers use the RCA ADVANCED CMOS technology. They are non-inverting, 3-state, bidirectional transceiver-buffers that allow for two-way transmission from "A" bus to "B" bus or "B" bus to "A" bus, depending on the logic levels of the Output Enable (OE_{AB} , OE_{BA}) inputs.

The dual Output Enable provision gives these devices the capability to store data by simultaneously enabling OE_{AB} and OE_{BA} . Each output reinforces its input under these conditions, and when all other data sources to the bus lines are at high-impedance, both sets of bus lines will remain in their last states.

The CD74AC623 and CD74ACT623 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC623 and CD54ACT623, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Octal-Bus Transceiver, 3-State, Non-Inverting

Type Features:

- *Buffered inputs*
- *Typical propagation delay:
4.5 ns @ $V_{CC} = 5 V$, $T_A = 25^\circ C$, $C_L = 50 pF$*

Family Features:

- *Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015*
- *SCR-Latchup-resistant CMOS process and circuit design*
- *Speed of bipolar FAST*/AS/S with significantly reduced power consumption*
- *Balanced propagation delays*
- *AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply*
- *$\pm 24\text{-mA}$ output drive current*
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

TRUTH TABLE

OUTPUT ENABLE INPUTS		OPERATION
OE_{BA}	OE_{AB}	
L	L	B DATA TO A BUS
H	H	A DATA TO B BUS
H	L	ISOLATION
L	H	B DATA TO A BUS, A DATA TO B BUS

H = High level, L = Low level

Note: To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with 10 kΩ to 1 MΩ resistors.

CD54/74AC623**CD54/74ACT623****MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE (V_{cc})	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5$ V or $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V)	± 50 mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_o (for $V_o > -0.5$ V or $V_o < V_{cc} + 0.5$ V)	± 50 mA
DC V_{cc} or GROUND CURRENT (I_{cc} or I_{GND})	± 100 mA*

POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at $8 \text{ mW}/^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at $6 \text{ mW}/^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A)	-55 to $+125^\circ\text{C}$
STORAGE TEMPERATURE (T_{sig})	-65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ\text{C}$
Unit inserted into PC board min. thickness $1/16$ in. (1.59 mm) with solder contacting lead tips only	$+300^\circ\text{C}$


*For up to 4 outputs per device; add ± 25 mA for each additional output.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, V_{cc} *: (For T_A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	V V
DC Input or Output Voltage, V_i , V_o	0	V_{cc}	V
Operating Temperature, T_A	-55	$+125$	$^\circ\text{C}$
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V

*Unless otherwise specified, all voltages are referenced to ground.



32CS-42586

TERMINAL ASSIGNMENT

CD54/74AC623**CD54/74ACT623**

STATIC ELECTRICAL CHARACTERISTICS: AC Series

CHARACTERISTICS	TEST CONDITIONS		V _{CC} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNITS
				+25		-40 to +85		-55 to +125		
	V _I (V)	I _O (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		1.5	1.2	—	1.2	—	1.2	—	V
			3	2.1	—	2.1	—	2.1	—	
			5.5	3.85	—	3.85	—	3.85	—	
Low-Level Input Voltage	V _{IL}		1.5	—	0.3	—	0.3	—	0.3	V
			3	—	0.9	—	0.9	—	0.9	
			5.5	—	1.65	—	1.65	—	1.65	
High-Level Output Voltage	V _{OH}	V _{IH}	-0.05	1.5	1.4	—	1.4	—	1.4	V
			-0.05	3	2.9	—	2.9	—	2.9	
			-0.05	4.5	4.4	—	4.4	—	4.4	
		V _{IL}	-4	3	2.58	—	2.48	—	2.4	
			-24	4.5	3.94	—	3.8	—	3.7	
			-75	5.5	—	—	3.85	—	—	
			-50	5.5	—	—	—	3.85	—	
Low-Level Output Voltage	V _{OL}	V _{IH}	0.05	1.5	—	0.1	—	0.1	—	V
			0.05	3	—	0.1	—	0.1	—	
			0.05	4.5	—	0.1	—	0.1	—	
		V _{IL}	12	3	—	0.36	—	0.44	—	
			24	4.5	—	0.36	—	0.44	—	
			75	5.5	—	—	—	1.65	—	
			50	5.5	—	—	—	—	1.65	
Input Leakage Current	I _I	V _{CC} or GND		5.5	—	±0.1	—	±1	—	±1 μA
3-State Leakage Current	I _{OZ}	V _{IH} or V _{IL} V _O = V _{CC} or GND		5.5	—	±0.5	—	±5	—	±10 μA
Quiescent Supply Current, MSI	I _{CC}	V _{CC} or GND	0	5.5	—	8	—	80	—	160 μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC623**CD54/74ACT623**

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS		V _{cc} (V)	AMBIENT TEMPERATURE (T _A) - °C						UNITS
				+25		-40 to +85		-55 to +125		
	V _{IH}	I _O (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		4.5 to 5.5	2	—	2	—	2	—	V
Low-Level Input Voltage	V _{IL}		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V
High-Level Output Voltage	V _{OH}	V _{IH} or V _{IL} #, *	-0.05 -24 -75 -50	4.5 3.94 5.5 5.5	4.4 3.8 3.85 —	4.4 3.8 — —	4.4 3.7 — 3.85	— — — —	— — — —	V
Low-Level Output Voltage	V _{OL}	V _{IH} or V _{IL} #, *	0.05 24 75 50	4.5 4.5 5.5 5.5	— — — —	0.1 0.36 — —	0.1 0.44 1.65 —	— — — —	0.1 0.5 — 1.65	V
Input Leakage Current	I _I	V _{cc} or GND		5.5	—	±0.1	—	±1	—	±1 μA
3-State Leakage Current	I _{OZ}	V _{IH} or V _{IL} V _O = V _{cc} or GND		5.5	—	±0.5	—	±5	—	±10 μA
Quiescent Supply Current, MSI	I _{CC}	V _{cc} or GND	0	5.5	—	8	—	80	—	160 μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI _{CC}	V _{cc} -2.1		4.5 to 5.5	—	2.4	—	2.8	—	3 mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
A _n , B _n	0.83
OE _{BA}	0.64
OE _{AB}	0.15

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

CD54/74AC623**CD54/74ACT623**SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$

CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Data to Output	t_{PLH} t_{PHL}	1.5 3.3* 5†	— 3.5 2.5	108 12.2 8.7	— 3.4 2.4	120 13.4 9.6	ns		
Output Disable to Output	t_{PLZ} t_{PHZ}	1.5 3.3 5	— 4.8 3.5	153 17.1 12.2	— 4.7 3.4	168 18.8 13.4	ns		
Output Enable to Output	t_{PZL} t_{PZH}	1.5 3.3 5	— 4.8 3.5	153 17.1 12.2	— 4.7 3.4	168 18.8 13.4	ns		
Power Dissipation Capacitance	$C_{PD\$}$	—	66 Typ.		66 Typ.		pF		
Min. (Valley) V_{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OHV} See Fig. 1	5	4 Typ. @ 25°C				V		
Max. (Peak) V_{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OLP} See Fig. 1	5	1 Typ. @ 25°C				V		
Input Capacitance	C_I	—	—	10	—	10	pF		
3-State Output Capacitance	C_O	—	—	15	—	15	pF		

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$


CHARACTERISTICS	SYMBOL	V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Data to Output	t_{PLH} t_{PHL}	5†	2.7	9.6	2.7	10.6	ns		
Output Disable to Output	t_{PLZ} t_{PHZ}	5	3.7	13.1	3.6	14.4	ns		
Output Enable to Output	t_{PZH} t_{PZL}	5	3.7	13.1	3.6	14.4	ns		
Power Dissipation Capacitance	$C_{PD\$}$	—	66 Typ.		66 Typ.		pF		
Min. (Valley) V_{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OHV} See Fig. 1	5	4 Typ. @ 25°C				V		
Max. (Peak) V_{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V_{OLP} See Fig. 1	5	1 Typ. @ 25°C				V		
Input Capacitance	C_I	—	—	10	—	10	pF		
3-State Output Capacitance	C_O	—	—	15	—	15	pF		

*3 V: min. is @ 3.6 V
max. is @ 3 V†5 V: min. is @ 5.5 V
max. is @ 4.5 V\$ C_{PD} is used to determine the dynamic power consumption, per channel.For AC series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT series: $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency C_L = output load capacitance V_{CC} = supply voltage.

CD54/74AC623

CD54/74ACT623

PARAMETER MEASUREMENT INFORMATION




NOTES:

1. V_{OHV} AND V_{OLP} ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
 $PRR \leq 1$ MHz, $t_f = 3$ ns, $t_d = 3$ ns, SKEW 1 ns.
3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 μ F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

92CS-4240E

Fig. 1 - Simultaneous switching transient waveforms.

*FOR AC SERIES ONLY: WHEN $V_{CC} = 1.5$ V, $R_L = 1$ k Ω

92CM-42405

Fig. 2 - Three-state propagation delay times and test circuit.




Fig. 3 - Propagation delay times and test circuit.

9

	CD54/74AC	CD54/74ACT
Input Level	V_{CC}	3 V
Input Switching Voltage, V_S	0.5 V_{CC}	1.5 V
Output Switching Voltage, V_S	0.5 V_{CC}	0.5 V_{CC}